{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T05:41:05Z","timestamp":1737006065562,"version":"3.33.0"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,5,5]],"date-time":"2007-05-05T00:00:00Z","timestamp":1178323200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Im"],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1007\/s11265-006-0001-1","type":"journal-article","created":{"date-parts":[[2007,5,4]],"date-time":"2007-05-04T19:44:05Z","timestamp":1178307845000},"page":"123-138","source":"Crossref","is-referenced-by-count":1,"title":["Buffer and Register Allocation for Memory Space Optimization"],"prefix":"10.1007","volume":"49","author":[{"given":"Youcef","family":"Bouchebaba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Girodias","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabien","family":"Coelho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gabriela","family":"Nicolescu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"El mostapha","family":"Aboulhamid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,5,5]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"N. Baradaran and P. C. Diniz, \u201cA Register Allocation Algorithm in the Presence of Scalar Replacement for Fine Grain Configurable Architectures,\u201d in Design, Automation and Test in Europe (DATE\u201905), Kluwer, 2005, pp. 6\u201311.","DOI":"10.1109\/DATE.2005.35"},{"issue":"5","key":"1_CR2","first-page":"579","volume":"21","author":"Y. Bouchebaba","year":"2002","unstructured":"Y. Bouchebaba and F. Coelho, \u201cPavage Pour une s\u00e9quence de nids de boucles,\u201d Journal Technique et science informatiques, Parall\u00e9lisme et syst\u00e9mes distribu\u00e9s, vol. 21, no. 5, 2002, pp. 579\u2013603.","journal-title":"Journal Technique et science informatiques. Parall\u00e9lisme et syst\u00e9mes distribu\u00e9s"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Y. Bouchebaba and F. Coelho, \u201cTiling and Memory Reuse for Sequences of Nested Loops,\u201d in In Euro-par2002, Germany, August 2002, pp. 255\u2013264.","DOI":"10.1007\/3-540-45706-2_34"},{"issue":"24","key":"1_CR4","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1002\/spe.4380240104","volume":"1","author":"S. Carr","year":"1994","unstructured":"S. Carr and K. Kennedy, \u201cScalar Replacement in the Presence of Conditional Control Flow,\u201d Softw. Pract. Exp., vol. 1, no. 24, 1994, pp. 51\u201377.","journal-title":"Softw. Pract. Exp."},{"key":"1_CR5","unstructured":"F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle, \u201cCustom Memory Management Methodology-Exploration of Memory Organization for Embedded Multimedia System Design,\u201d Kluwer, 1988."},{"issue":"9","key":"1_CR6","doi-asserted-by":"crossref","first-page":"1175","DOI":"10.1016\/S0167-8191(00)00034-X","volume":"26","author":"A. Darte","year":"2000","unstructured":"A. Darte, \u201cOn the Complexity of Loop Fusion,\u201d Parallel Comput., vol. 26, no. 9, 2000, pp. 1175\u20131193.","journal-title":"Parallel Comput."},{"issue":"3","key":"1_CR7","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1007\/BF01582075","volume":"63","author":"C. Eisenbeis","year":"1994","unstructured":"C. Eisenbeis, W. Jalby, D. Windheiser, and F. Bodin, \u201cA Strategy for Array Management in Local Memory,\u201d Journal of Mathematical Programming: Series A, vol. 63, no. 3, 1994, pp. 331\u2013370.","journal-title":"Journal of Mathematical Programming : Series A"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"A. Fraboulet et al., \u201cLoop fusion for memory space optimization,\u201d in Proceedings of the 14th international Symposium on Systems Synthesis, ISSS \u201901, Montreal, Canada, 2001, pp. 95\u2013100, September 30\u2013October 3.","DOI":"10.1145\/500001.500025"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"F. Catthoor et al., \u201cGlobal Communication and Memory Optimizing Transformations for Low Power Signal Processing Systems,\u201d in The IEEE Workshop on VLSI Signal Processing, 1994, pp. 178\u2013187.","DOI":"10.1109\/VLSISP.1994.574742"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"N. Ahmed et al., \u201cTiling Imperfectly-nested Loop Nests,\u201d in Proceedings of the 2000 ACM\/IEEE Conference on Supercomputing, Dallas, Texas, United States, Novembre 2000.","DOI":"10.1109\/SC.2000.10018"},{"issue":"10","key":"1_CR11","doi-asserted-by":"crossref","first-page":"587","DOI":"10.1016\/0743-7315(88)90014-7","volume":"5","author":"D. Gannon","year":"1988","unstructured":"D. Gannon, W. Jalby, and K. Gallivan, \u201cStrategies for Cache and Local Memory Management by Global Program Transformation,\u201d J. Parallel Distrib. Comput., vol. 5, no. 10, 1988, pp. 587\u2013616.","journal-title":"J. Parallel Distrib. Comput."},{"key":"1_CR12","doi-asserted-by":"crossref","unstructured":"C. H. Gebotys, \u201cLow Energy Memory and Register Allocation using Network Flow,\u201d in Design Automation Conference, Anaheim, California, United States, 1997, pp. 435\u2013440.","DOI":"10.1145\/266021.266192"},{"key":"1_CR13","unstructured":"Eddy De Greef, \u201cStorage Size Reduction for Multimedia Application,\u201d PhD thesis, Katholieke Universiteit Leuven-IMEC, 1998."},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"F. Irigoin and R. Triolet, \u201cSupernode Partitioning,\u201d in Proceedings of 15th Annual ACM Symposium on Principles of Programming Languages, San Diego, CA, 1988, pp. 319\u2013329.","DOI":"10.1145\/73560.73588"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"M. Jimenez, J. M. Llaberia, A. Fernandez, and E. Morancho, \u201cA General Algorithm for Tiling the Register Level,\u201d in Proceeding of the 12th ACM International Conference on Supercomputing, Melbourne, Australia, 1998, pp. 133\u2013140.","DOI":"10.1145\/277830.277859"},{"key":"1_CR16","unstructured":"M. Jim\u00e9nez, \u201c Multilevel Tiling for Non-Rectangular Iteration Spaces,\u201d PhD thesis. Universitat Polit\u00e9cnica Catalunia Spain, 1999."},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"I. Kadayif and M. Kandemir, \u201cData Space-oriented Tiling for Enhancing Locality,\u201d in Trans. on Embedded Computing Sys, May 2005, pp. 388\u2013414.","DOI":"10.1145\/1067915.1067922"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"M. Kandemir et al., \u201cDynamic Management of Scratch-pad Memory Space,\u201d in Proceedings of the 38th Conference on Design Automation, DAC \u201901, Las Vegas, United States, June 18\u201322, 2001, pp. 690\u2013695.","DOI":"10.1145\/378239.379049"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"M. Kandemir, A. N. Choudhary and J. Ramanujam, \u201cI\/O-Conscious Tiling for Disk-resident Data Sets,\u201d in Euro-par99, Toulouse, 1999, pp. 430\u2013439.","DOI":"10.1007\/3-540-48311-X_57"},{"key":"1_CR20","doi-asserted-by":"crossref","unstructured":"M. Kandemir, I. Kadayif, A. Choudhary, and J. A. Zambreno, \u201cOptimizing Inter-nest Data Locality,\u201d in Proceedings of the 2002 International Conference Compilers, Architecture, and Synthesis For Embedded Systems, CASES \u201902, Grenoble, France, October 8\u201311, 2002, pp. 127\u2013135.","DOI":"10.1145\/581630.581650"},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"M. Kandemir, \u201cA Compiler-based Approach for Improving Intra-iteration Data Reuse,\u201d in Proceedings of the 2002 Design, Automation and Test in Europe Conference and Exhibition, March 4\u20138, 2002, pp. 984\u2013990.","DOI":"10.1109\/DATE.2002.998419"},{"issue":"5","key":"1_CR22","doi-asserted-by":"crossref","first-page":"463","DOI":"10.1023\/A:1012241830762","volume":"29","author":"K. Kennedy","year":"2001","unstructured":"K. Kennedy, \u201c Fast Greedy Weighted Fusion,\u201d Int. J. Parallel Program., vol. 29, no. 5, 2001, pp. 463\u2013491.","journal-title":"Int. J. Parallel Program."},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"P. Marchal, J. I. G\u00f3mez, and F. Catthoor, \u201cOptimizing the Memory Bandwidth with Loop Fusion,\u201d in Proceedings of the 2nd IEEE\/ACM\/IFIP international Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS, Stockholm, Sweden, September 8\u201310, 2004, pp. 88\u2013193.","DOI":"10.1145\/1016720.1016767"},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"P. G. Paulin, C. Pilkington, M. Langevin, E. Bensoudane, and G. Nicolescu, \u201cParallel Programming Models for a Multi-processor SoC Platform Applied to High-speed Traffic Management,\u201d in Proceedings of the 2nd IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, CODES+ISSS, Stockholm, Sweden, September 8\u201310, 2004, pp. 48\u201353.","DOI":"10.1145\/1016720.1016735"},{"issue":"5","key":"1_CR25","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1023\/A:1007554627716","volume":"28","author":"F. Quillere","year":"2000","unstructured":"F. Quillere, S. Rajopadhye and D. Wilde, \u201cGeneration of Efficient Nested Loops from Polyhedra,\u201d Int. J. Parallel Program., vol. 28, no. 5, 2000, pp. 469\u2013498.","journal-title":"Int. J. Parallel Program."},{"issue":"3","key":"1_CR26","doi-asserted-by":"crossref","first-page":"233","DOI":"10.1147\/rd.413.0233","volume":"41","author":"V. Sarkar","year":"1997","unstructured":"V. Sarkar, \u201cAutomatic Selection of High Order Transformations in the IBM XL FORTRAN Compilers. IBM J. Res. Develop., vol. 41, no. 3, 1997, pp. 233\u2013264.","journal-title":"IBM J. Res. Develop."},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"S. Udayakumaran and R. Barua, \u201cCompiler-decided Dynamic Memory Allocation for Scratch-pad Based Embedded Systems,\u201d in Proceedings of the 2003 international Conference on Compilers, Architecture and Synthesis For Embedded Systems, CASES \u201903, San Jose, United States, October 30\u2013November 1, pp. 276\u2013286, 2003.","DOI":"10.1145\/951710.951747"},{"key":"1_CR28","unstructured":"M. E. Wolf, \u201cImproving Locality and Parallelism in Nested Loops,\u201d PhD Thesis, University of Stanford, 1992."},{"key":"1_CR29","unstructured":"H. P. Zima and B. M. Chapman, \u201cSupercompilers for Parallel and Vector Computers,\u201d vol. 1. Addison-Wesley, 1990."}],"container-title":["The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-0001-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-006-0001-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-0001-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T02:09:54Z","timestamp":1736993394000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-006-0001-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5,5]]},"references-count":29,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,10]]}},"alternative-id":["1"],"URL":"https:\/\/doi.org\/10.1007\/s11265-006-0001-1","relation":{},"ISSN":["0922-5773","1573-109X"],"issn-type":[{"type":"print","value":"0922-5773"},{"type":"electronic","value":"1573-109X"}],"subject":[],"published":{"date-parts":[[2007,5,5]]}}}