{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:56:53Z","timestamp":1771613813102,"version":"3.50.1"},"reference-count":34,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,3,27]],"date-time":"2007-03-27T00:00:00Z","timestamp":1174953600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2007,3,27]],"date-time":"2007-03-27T00:00:00Z","timestamp":1174953600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2007,4]]},"DOI":"10.1007\/s11265-006-0017-6","type":"journal-article","created":{"date-parts":[[2007,3,26]],"date-time":"2007-03-26T19:46:59Z","timestamp":1174938419000},"page":"15-31","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":68,"title":["The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer"],"prefix":"10.1007","volume":"47","author":[{"given":"Mateusz","family":"Majer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ali","family":"Ahmadinia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christophe","family":"Bobda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,3,27]]},"reference":[{"key":"17_CR1","doi-asserted-by":"crossref","unstructured":"P. Schaumont, I. Verbauwhede, K. Keutzer, and M. Sarrafzadeh, \u201cA Quick Safari through the Reconfiguration Jungle,\u201d in Proc. of the 38th Design Automation Conference, Las Vegas, 2001, pp. 127\u2013177.","DOI":"10.1145\/378239.378404"},{"key":"17_CR2","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1109\/MC.2003.1160055","volume":"36","author":"J.O. Kephart","year":"2003","unstructured":"J. O. Kephart and D. M. Chess, \u201cThe Vision of Autonomic Computing,\u201d Computer, vol. 36, 2003, pp. 41\u201352.","journal-title":"Computer"},{"key":"17_CR3","unstructured":"IBM Autonomic Computing Initiative, (http:\/\/www.research.ibm.com\/autonomic\/)."},{"key":"17_CR4","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1007\/s00287-004-0409-6","volume":"27","author":"C. M\u00fcller-Schloer","year":"2004","unstructured":"C. M\u00fcller-Schloer, C. von der Malsburg, and R. P. W\u00fcrtz, \u201cOrganic Computing,\u201d Inform.-Spektrum, vol. 27, 2004, pp. 332\u2014336.","journal-title":"Inform.-Spektrum"},{"key":"17_CR5","unstructured":"The Organic Computing Page, (http:\/\/www.organic-computing.org)."},{"key":"17_CR6","unstructured":"SPP1148 Reconfigurable Computing Priority Program, (http:\/\/www12.informatik.uni-erlangen.de\/spprr\/)."},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"A. Ahmadinia, C. Bobda, S. Fekete, J. Teich, and J. van der Veen, \u201cOptimal Routing-conscious Dynamic Placement for Reconfigurable Devices,\u201d in Proc. of International Conference on Field-Programmable Logic and Applications. Lecture Notes in Computer Science (LNCS), vol. 3203, Antwerp, Belgium, Springer, 2004, pp. 847\u2013851.","DOI":"10.1007\/978-3-540-30117-2_87"},{"key":"17_CR8","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1109\/54.825678","volume":"17","author":"K. Bazargan","year":"2000","unstructured":"K. Bazargan, R. Kastner, and M. Sarrafzadeh, \u201cFast Template Placement for Reconfigurable Computing Systems,\u201d IEEE Des. Test Comput., vol. 17, 2000, pp. 68\u201383.","journal-title":"IEEE Des. Test Comput."},{"key":"17_CR9","unstructured":"M. Majer, J. Teich, and C. Bobda, \u201cESM \u2013 the Erlangen Slot Machine,\u201d (http:\/\/www.r-space.de)."},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"C. Bobda, M. Majer, A. Ahmadinia, T. Haller, A. Linarth, J. Teich, S. P. Fekete, and J. van der Veen, \u201cThe Erlangen Slot Machine: A Highly Flexible FPGA-based Reconfigurable Platform,\u201d in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, 2005, pp. 319-320.","DOI":"10.1109\/FCCM.2005.63"},{"key":"17_CR11","unstructured":"C. Bobda, A. Ahmadinia, M. Majer, J. Ding, and J. Teich, \u201cModular Video Streaming on a Reconfigurable Platform,\u201d in Proc. of the IFIP International Conference on Very Large Scale Integration, Perth, Australia, 2005, pp. 103\u2013108."},{"key":"17_CR12","doi-asserted-by":"crossref","unstructured":"C. Bobda, M. Majer, A. Ahmadinia, T. Haller, A. Linarth, and J. Teich, \u201cIncreasing the Flexibility in FPGA-based Reconfigurable Platforms: The Erlangen Slot Machine,\u201d in Proc. IEEE Conference on Field-Programmable Technology, Singapore, Singapore, 2005, pp. 37\u201342.","DOI":"10.1109\/FPT.2005.1568522"},{"key":"17_CR13","doi-asserted-by":"crossref","unstructured":"Y. Krasteva, A. Jimeno, E. Torre, and T. Riesgo, \u201cStraight Method for Reallocation of Complex Cores by Dynamic Reconfiguration in Virtex II FPGAs,\u201d in Proc. of the 16th IEEE International Workshop on Rapid System Prototyping, Montreal, Canada, 2005, pp. 77\u201383.","DOI":"10.1109\/RSP.2005.45"},{"key":"17_CR14","unstructured":"V. Baumgarte, F. May, A. N\u00fcckel, M. Vorbach, and M. Weinhardt, \u201cPACT XPP \u2013 a Self-reconfigurable Data Processing Architecture,\u201d in ERSA, Las Vegas, Nevada, 2001, pp. 167\u2013184."},{"key":"17_CR15","unstructured":"Silicon Hive, (http:\/\/www.siliconhive.com)."},{"key":"17_CR16","unstructured":"PicoChip, (http:\/\/www.picochip.com)."},{"key":"17_CR17","unstructured":"Elixent Ltd., (http:\/\/www.elixent.com)."},{"key":"17_CR18","unstructured":"NEC DRP Project, ( http:\/\/www.necel.com\/en\/techhighlights\/drp\/)."},{"key":"17_CR19","unstructured":"Xilinx, Inc., (http:\/\/www.xilinx.com)."},{"key":"17_CR20","unstructured":"Celoxica Ltd., RC2000 Development Board, 2004."},{"key":"17_CR21","unstructured":"Xess Corp., (http:\/\/www.xess.com)."},{"key":"17_CR22","unstructured":"Nallatech, Inc., (http:\/\/www.nallatech.com)."},{"key":"17_CR23","unstructured":"Alpha Data Ltd., ADM-XRC-II Xilinx Virtex-II PMC, 2002."},{"key":"17_CR24","unstructured":"M. Platzner and L. Thiele, XFORCES \u2013 executives for Reconfigurable Embedded Systems, (http:\/\/www.ee.ethz.ch\/~platzner)."},{"key":"17_CR25","doi-asserted-by":"crossref","unstructured":"C. Steiger, H. Walder, M. Platzner, and L. Thiele, \u201cOnline Scheduling and Placement of Real-time Tasks to Partially Reconfigurable Devices,\u201d in Proc. of the 24th International Real-Time Systems Symposium, Cancun, Mexico, 2003, pp. 224\u2013235.","DOI":"10.1109\/REAL.2003.1253269"},{"key":"17_CR26","unstructured":"H. Kalte, M. Porrmann, and U. R\u00fcckert, \u201cA Prototyping Platform for Dynamically Reconfigurable System on Chip Designs,\u201d in Proc. IEEE Workshop Heterogeneous reconfigurable Systems on Chip (SoC), Hamburg, Germany, 2002."},{"key":"17_CR27","doi-asserted-by":"crossref","unstructured":"C. Bobda, A. Ahmadinia, M. Majer, J. Teich, S. Fekete, and J. van der Veen, \u201cDyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices,\u201d in Proc. of the International Conference on Field-Programmable Logic and Applications, Tampere, Finland, 2005, pp. 153\u2013158.","DOI":"10.1109\/FPL.2005.1515715"},{"key":"17_CR28","doi-asserted-by":"crossref","unstructured":"P. Lysaght, B. Blodge, J. Mason, J. Young, and B. Bridgeford, \u201cEnhanced Architectures, Design Methodologies and Cad Tools for Dynamic Reconfiguration of Xilinx FPGAs,\u201d in Proc. of 16th International Conference on Field Programmable Logic and Applications (FPL06), Madrid, Spain, 2006.","DOI":"10.1109\/FPL.2006.311188"},{"key":"17_CR29","unstructured":"A. Ahmadinia, J. Ding, C. Bobda, and J. Teich, \u201cDesign and Implementation of Reconfigurable Multiple Bus on Chip (RMBoC),\u201d Technical Report 02-2004, University of Erlangen-Nuremberg, Department of CS 12, Hardware-Software-Co-Design, 2004."},{"key":"17_CR30","doi-asserted-by":"crossref","unstructured":"S. Fekete, J. van der Veen, M. Majer, and J. Teich, \u201cMinimizing Communication Cost for Reconfigurable Slot Modules,\u201d in Proceedings of 16th International Conference on Field Programmable Logic and Applications (FPL06), Madrid, Spain, 2006.","DOI":"10.1109\/FPL.2006.311263"},{"key":"17_CR31","doi-asserted-by":"crossref","unstructured":"H. A. ElGindy, A. K. Somani, H. Schr\u00f6der, H. Schmeck, and A. Spray, \u201cRMB \u2013 a Reconfigurable Multiple Bus Network,\u201d in Proc. of the Second International Symposium on High-Performance Computer Architecture (HPCA-2), San Jose, California, 1996, pp. 108\u2013117.","DOI":"10.1109\/HPCA.1996.501178"},{"key":"17_CR32","doi-asserted-by":"crossref","unstructured":"R. Vaidyanathan and J. L. Trahan, Dynamic Reconfiguration: Architectures and Algorithms, IEEE Computer Society, 2003.","DOI":"10.1007\/b100618"},{"key":"17_CR33","doi-asserted-by":"crossref","unstructured":"A. Ahmadinia, C. Bobda, J. Ding, M. Majer, J. Teich, S. Fekete, and J. van der Veen, \u201cA Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices,\u201d in Proc. of the 16th IEEE International Workshop on Rapid System Prototyping, Montreal, Canada, 2005, pp. 84\u201390.","DOI":"10.1109\/RSP.2005.7"},{"key":"17_CR34","unstructured":"R. Gonzalez and R. Woods, Digital Image Processing, Prentice Hall, 2002."}],"container-title":["The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-0017-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-006-0017-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-0017-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-0017-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,15]],"date-time":"2025-01-15T06:54:11Z","timestamp":1736924051000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-006-0017-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,27]]},"references-count":34,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,4]]}},"alternative-id":["17"],"URL":"https:\/\/doi.org\/10.1007\/s11265-006-0017-6","relation":{},"ISSN":["0922-5773","1573-109X"],"issn-type":[{"value":"0922-5773","type":"print"},{"value":"1573-109X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,3,27]]},"assertion":[{"value":"1 February 2006","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"13 November 2006","order":2,"name":"revised","label":"Revised","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"15 November 2006","order":3,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 March 2007","order":4,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}