{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:27:41Z","timestamp":1745386061299,"version":"3.32.0"},"reference-count":25,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2007,1,23]],"date-time":"2007-01-23T00:00:00Z","timestamp":1169510400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2007,1,23]],"date-time":"2007-01-23T00:00:00Z","timestamp":1169510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2007,3]]},"DOI":"10.1007\/s11265-006-0019-4","type":"journal-article","created":{"date-parts":[[2007,1,22]],"date-time":"2007-01-22T19:13:08Z","timestamp":1169493188000},"page":"133-151","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Asynchronous Layered Interface of Multimedia SoCs for Multiple Outstanding Transactions"],"prefix":"10.1007","volume":"46","author":[{"given":"Eun-Gu","family":"Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeong-Gun","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyoung-Son","family":"Jhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeong-A","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongsoo","family":"Har","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,1,23]]},"reference":[{"key":"19_CR1","unstructured":"International Technology Roadmap for Semiconductors, Semiconductor Industry Association, 2005."},{"key":"19_CR2","doi-asserted-by":"publisher","first-page":"184","DOI":"10.1109\/JPROC.2004.839622","volume":"93","author":"Po-chih Tseng","year":"2004","unstructured":"Po-chih Tseng, Yung-chi Chang, Yu-wen Huang, Hung-chi Fang, Chao-tsung Huang, Liang-gee Chen, \u201cAdvances in Hardware Architectures for Image and Video Coding\u2014A Survey,\u201d Proc. IEEE, vol. 93, 2004, pp. 184\u2013197.","journal-title":"Proc. IEEE"},{"key":"19_CR3","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1109\/TCE.2006.1605057","volume":"52","author":"T. R. Jacobs","year":"2006","unstructured":"T. R. Jacobs, V. A. Chouliaras, and D. J. Mulvaney, \u201cThread-Parallel MPEG-2, MPEG-4 and H.264 Video Encoders for SoC Multi-processor Architectures,\u201d IEEE Trans. Consum. Electron., vol. 52, 2006, pp. 269\u2013275.","journal-title":"IEEE Trans. Consum. Electron."},{"key":"19_CR4","doi-asserted-by":"crossref","unstructured":"A. Dasu and S. Panchanathan, \u201cReconfigurable Media Processing,\u201d International Conference on Information Technology: Coding and Computing, 2001, pp. 300\u2013304.","DOI":"10.1109\/ITCC.2001.918810"},{"key":"19_CR5","first-page":"372","volume":"2","author":"E. Salminen","year":"2002","unstructured":"E. Salminen, V. Lahtinen, K. Kuusilinna, and T. Hamalainen, \u201cOverview of Bus-Based System-on-Chip Interconnections,\u201d IEEE Int. Symp. Circuits Syst., vol. 2, 2002, pp. 372\u2013375.","journal-title":"IEEE Int. Symp. Circuits Syst."},{"key":"19_CR6","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/40.612211","volume":"17","author":"D. Flynn","year":"1997","unstructured":"D. Flynn, \u201cAMBA: Enabling Reusable On-Chip Designs,\u201d IEEE Micro, vol. 17, 1997, pp. 20\u201327.","journal-title":"IEEE Micro"},{"key":"19_CR7","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/54.632878","volume":"14","author":"A. Rincon","year":"1997","unstructured":"A. Rincon, G. Cherichetti, J. Monzel, D. Stauffer, and M. Trick, \u201cCore Design and System-on-a-Chip Integration,\u201d IEEE Des. Test Comput., vol. 14, 1997, pp. 26\u201335.","journal-title":"IEEE Des. Test Comput."},{"key":"19_CR8","unstructured":"AMBA AXI Protocol Specification, ARM, 2003."},{"key":"19_CR9","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1145\/225871.225877","volume":"1","author":"M. Pedram","year":"1996","unstructured":"M. Pedram, \u201cPower Minimization in IC Design: Principles and Applications,\u201d ACM Transactions on Design Automation, vol. 1, 1996, pp. 3\u201356.","journal-title":"ACM Transactions on Design Automation"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"R. Sridhar, \u201cClocking and Synchronization in Sub-90\u00a0nm System-on-chip (SoC) Designs,\u201d IEEE Design, Automation and Test in Europe Conference and Exhibition, 2004, pp. 49\u201384.","DOI":"10.1109\/DCAS.2004.1360436"},{"key":"19_CR11","unstructured":"D. Chapiro, \u201cGlobally-Asynchronous Locally-Synchronous Systems,\u201d Ph.D. dissertation, Stanford Univ., USA, Oct. 1984."},{"key":"19_CR12","unstructured":"W. J. Bainbridge, \u201cAsynchronous System-on-chip Interconnect,\u201d Ph.D. dissertation, Univ. of Manchester, UK, Mar. 2000."},{"key":"19_CR13","doi-asserted-by":"crossref","unstructured":"J. Kessels, A. Peeters, T. Kramer, M. Feuser, and K. Ully, \u201cDesigning an Asynchronous Bus Interface,\u201d IEEE International Symposium on Asynchronous Circuits and Systems, Mar. 2001, pp. 108\u2013117.","DOI":"10.1109\/ASYNC.2001.914074"},{"key":"19_CR14","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/TCAD.2004.839493","volume":"24","author":"A. Radulescu","year":"2005","unstructured":"A. Radulescu, J. Dielissen, S. G. Pestana, O. P. Gangwal, E. Rijpkema, P. Wielage, and K. Goossens, \u201cAn Efficient on-Chip NI Offering Guaranteed Services, Shared-Memory Abstraction, and Flexible Network Configuration,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 24, 2005, pp. 4\u201317.","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"19_CR15","doi-asserted-by":"crossref","unstructured":"J. Sparso and S. Furber, Principles of Asynchronous Circuit Design\u2014A Systems Perspectives, Kluwer, 2002.","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"19_CR16","unstructured":"L. Zhou and Xiao Yan, \u201cIntegration Flow of Video Processing Unit into SoC,\u201d Freescale Semiconductor, 2006."},{"key":"19_CR17","unstructured":"D. Pajak, \u201cSystem Solutions for a Baseband SoC,\u201d white paper, ARM, 2006."},{"key":"19_CR18","unstructured":"C. Evrard, \u201cARM MPCore\u2014The First Integrated Symmetric Multiprocessor Core,\u201d Sophia Antipolis MicroElectronics Forum, 2004."},{"key":"19_CR19","unstructured":"D. Sima, T. Fountain, and P. Kacsuk, Advanced Computer Architecture, Addison-Wesley, 1997."},{"key":"19_CR20","unstructured":"E. Kim, J.-G. Lee, and D.-I. Lee, \u201cAutomatic Process-oriented Control Circuit Generation for Asynchronous High-level Synthesis,\u201d IEEE International Symposium on Asynchronous Circuits and Systems, 2000, pp. 104\u2013105."},{"key":"19_CR21","doi-asserted-by":"crossref","unstructured":"M. Theobald and S. Nowick, \u201cTransformations for the Synthesis and Optimization of Asynchronous Distributed Control,\u201d IEEE Design Automation Conference, 2001, pp. 263\u2013268.","DOI":"10.1145\/378239.378480"},{"key":"19_CR22","doi-asserted-by":"publisher","first-page":"425","DOI":"10.1109\/TCOM.1980.1094702","volume":"28","author":"H. Zimmermann","year":"1980","unstructured":"H. Zimmermann, \u201cOSI Reference Model\u2014the ISO Model of Architecture for Open Systems Interconnection,\u201d IEEE Trans. Commun., vol. 28, 1980, pp. 425\u2013432.","journal-title":"IEEE Trans. Commun."},{"key":"19_CR23","doi-asserted-by":"publisher","first-page":"472","DOI":"10.1109\/92.544412","volume":"4","author":"M. Josephs","year":"1996","unstructured":"M. Josephs and J. Yantchev, \u201cCMOS Design of the Tree Arbiter Element,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 4, 1996, pp. 472\u2013476.","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"19_CR24","first-page":"315","volume":"E-80D","author":"J. Cortadella","year":"1997","unstructured":"J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, \u201cPetrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers,\u201d IEICE Trans. Inf. Syst., vol. E-80D, 1997, pp. 315\u2013325.","journal-title":"IEICE Trans. Inf. Syst."},{"key":"19_CR25","unstructured":"D. Gilbert, \u201cDependency and Exception Handling in an Asynchronous Microprocessor,\u201d Ph.D. dissertation, Univ. of Manchester, UK, Mar. 1997."}],"container-title":["The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-0019-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-006-0019-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-0019-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-0019-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,13]],"date-time":"2025-01-13T03:35:25Z","timestamp":1736739325000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-006-0019-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,1,23]]},"references-count":25,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2007,3]]}},"alternative-id":["19"],"URL":"https:\/\/doi.org\/10.1007\/s11265-006-0019-4","relation":{},"ISSN":["0922-5773","1573-109X"],"issn-type":[{"type":"print","value":"0922-5773"},{"type":"electronic","value":"1573-109X"}],"subject":[],"published":{"date-parts":[[2007,1,23]]},"assertion":[{"value":"31 August 2006","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 November 2006","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"23 January 2007","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}