{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:55Z","timestamp":1759146355794,"version":"3.32.0"},"reference-count":44,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2006,6,1]],"date-time":"2006-06-01T00:00:00Z","timestamp":1149120000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2006,6]]},"DOI":"10.1007\/s11265-006-7270-6","type":"journal-article","created":{"date-parts":[[2006,5,29]],"date-time":"2006-05-29T22:28:46Z","timestamp":1148941726000},"page":"185-205","source":"Crossref","is-referenced-by-count":24,"title":["HIBI Communication Network for System-on-Chip"],"prefix":"10.1007","volume":"43","author":[{"given":"Erno","family":"Salminen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tero","family":"Kangas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo D.","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jouni","family":"Riihim\u00e4ki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vesa","family":"Lahtinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kimmo","family":"Kuusilinna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,6,1]]},"reference":[{"key":"7270_CR1","volume-title":"Surviving the SoC Revolution","author":"H. Chang","year":"1999","unstructured":"H. Chang, L. Cooke, M. Hunt, G. Martin, A. McNelly, and L. Todd, Surviving the SoC Revolution. Norwell, MA: Kluwer Academic Publishers, 1999."},{"key":"7270_CR2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5037-2","volume-title":"Reuse Methodology Manual","author":"M. Keating","year":"1999","unstructured":"M. Keating and P. Bricaud, Reuse Methodology Manual, 2nd ed. Norwell, MA: Kluwer Academic Publishers, 1999.","edition":"2nd ed."},{"key":"7270_CR3","doi-asserted-by":"crossref","unstructured":"K. Keutzer, S. Malik, R. Newton, J. M. Rabaey, and A. Sangiovanni-Vincentelli, \u201cSystem-level design: Orthogonalization of concerns and platform-based design,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 12, 2000.","DOI":"10.1109\/43.898830"},{"key":"7270_CR4","doi-asserted-by":"crossref","unstructured":"I. Scherson and A. Youssef, Eds., Interconnection Networks for High-Performance Parallel Computers. Los Alamitos, CA: IEEE Computer Society Press, 1994.","DOI":"10.21236\/ADA299987"},{"key":"7270_CR5","unstructured":"A. Varma and C. Raghavendra, Eds., Interconnection Networks for Multiprocessors and Multicomputers Theory and Practice. Los Alamitos, CA: IEEE Computer Society Press, 1994."},{"key":"7270_CR6","doi-asserted-by":"crossref","unstructured":"J. Zalewski, Ed., Interconnection Networks for Multiprocessors and Multicomputers Theory and Practice. Los Alamitos, CA: IEEE Computer Society Press, 1995.","DOI":"10.1109\/M-PDT.1996.494610"},{"key":"7270_CR7","doi-asserted-by":"crossref","unstructured":"J. Park, I. Kim, S. Kim, S. Park, B. Koo, K. Shin, K. Seo, and J. Cha, \u201cMPEG-4 video codec on an ARM and AMBA,\u201d in Workshop and Exhibition on MPEG-4, San Jose, CA, 2001, pp. 95\u201398.","DOI":"10.1109\/MPEG.2001.996457"},{"issue":"5","key":"7270_CR8","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/54.953269","volume":"18","author":"S. Dutta","year":"2001","unstructured":"S. Dutta, R. Jensen, and A. Rieckmann, \u201cViper: A multiprocessor SOC for advanced set-top box and digital TV systems,\u201d IEEE Design and Test of Computers, vol. 18, no. 5, 2001, pp. 21\u201331.","journal-title":"IEEE Design and Test of Computers"},{"key":"7270_CR9","doi-asserted-by":"crossref","unstructured":"A. Jalabert, S. Murali, L. Benini, and G. D. Micheli, \u201cXpipescompiler: a tool for instantiating application specific networks on chip,\u201d in DATE, 2004, pp. 884\u2013889.","DOI":"10.1109\/DATE.2004.1268999"},{"issue":"11","key":"7270_CR10","doi-asserted-by":"crossref","first-page":"1531","DOI":"10.1109\/TCAD.2004.835119","volume":"23","author":"K. K. Ryu","year":"2004","unstructured":"K. K. Ryu and V. J. Mooney III, \u201cAutomated bus generation for multiprocessor SoC design,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 11, 2004, pp. 1531\u20131549.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"7270_CR11","unstructured":"K. Kuusilinna, T. H\u00e4m\u00e4l\u00e4inen, P. Liimatainen, and J. Saarinen, \u201cLow-latency interconnection for IP-block based multimedia chips,\u201d in PDCN, Brisbane, Australia, 1998, pp. 411\u2013416."},{"issue":"3","key":"7270_CR12","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1016\/S0141-9331(02)00002-9","volume":"26","author":"V. Lahtinen","year":"2002","unstructured":"V. Lahtinen, K. Kuusilinna, T. Kangas, and T. H\u00e4m\u00e4l\u00e4inen, \u201cInterconnection scheme for continuous-media systems-on-chip,\u201d Microprocessors and Microsystems, vol. 26, no. 3, 2002, pp. 123\u2013138.","journal-title":"Microprocessors and Microsystems"},{"issue":"4","key":"7270_CR13","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/5.920579","volume":"89","author":"D. Sylvester","year":"2001","unstructured":"D. Sylvester and K. Keutzer, \u201cImpact of small process geometries on microarchitectures in systems on a chip,\u201d Proc. IEEE, vol. 89, no. 4, 2001, pp. 467\u2013489.","journal-title":"Proc. IEEE"},{"key":"7270_CR14","doi-asserted-by":"crossref","unstructured":"E. Salminen, K. Kuusilinna, and T. H\u00e4m\u00e4l\u00e4inen, \u201cComparison of hardware IP components for system-on-chip,\u201d in Intl. Symposium on System-on-Chip, Tampere, Finland, 2004, pp. 69\u201373.","DOI":"10.1109\/ISSOC.2004.1411149"},{"key":"7270_CR15","unstructured":"AMBA Specification, Rev. 2.0. ed., Arm Limited, 1999."},{"key":"7270_CR16","unstructured":"Sonics MicroNetworks Technical Overview Revision, A21-1 ed., Sonics Inc., 2000."},{"key":"7270_CR17","first-page":"372","volume-title":"ISCAS, vol. 2","author":"E. Salminen","year":"2002","unstructured":"E. Salminen, V. Lahtinen, K. Kuusilinna, and T. H\u00e4m\u00e4l\u00e4inen, \u201cOverview of bus-based system-on-chip interconnections,\u201d in ISCAS, vol. 2, Scottsdale, AZ, 2002, pp. 372\u2013375."},{"issue":"6","key":"7270_CR18","doi-asserted-by":"crossref","first-page":"952","DOI":"10.1109\/TCAD.2004.828127","volume":"23","author":"K. Lahiri","year":"2004","unstructured":"K. Lahiri, A. Raghunathan, and S. Dey, \u201cDesign space exploration for optimizing on-chip communication architectures,\u201d IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 6, pp. 952\u2013961, 2004.","journal-title":"IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems"},{"key":"7270_CR19","doi-asserted-by":"crossref","unstructured":"L. Benini and G. de Micheli, \u201cNetworks on chips: A new SoC paradigm,\u201d Computer, vol. 35, no. 1, 2002, pp. 70\u201378.","DOI":"10.1109\/2.976921"},{"key":"7270_CR20","doi-asserted-by":"crossref","unstructured":"A. Jantsch and H. Tenhunen, Eds., Networks on Chip. Dordrecht, The Netherlands: Kluwer Academic Publishers, 2003.","DOI":"10.1007\/b105353"},{"key":"7270_CR21","doi-asserted-by":"crossref","unstructured":"P. Guerrier and A. Greiner, \u201cA generic architecture for on-chip packet-switched interconnections,\u201d in DATE, Paris, France, 2000, pp. 250\u2013256.","DOI":"10.1145\/343647.343776"},{"key":"7270_CR22","unstructured":"A. Andriahantenaina and A. Greiner, \u201cMicro-network for SoC: Implementation of a 32-port SPIN network,\u201d in DATE, Munich, Germany, 2003, pp. 11, 128\u201311, 129."},{"key":"7270_CR23","unstructured":"P. P. Pande, C. Grecu, A. Ivanov, and R. Saleh, \u201cSwitch-based interconnect architecture for future systems on chip,\u201d in SPIE, VLSI Circuits and Systems, vol. 5117, Maspalomas, Gran Canaria, Spain, 2003, pp. 228\u2013237."},{"key":"7270_CR24","doi-asserted-by":"crossref","unstructured":"H. Kariniemi and J. Nurmi, \u201cReusable XGFT interconnect IP for network-on-chip implementations,\u201d in Intl. Symposium on System-on-Chip, Tampere, Finland, 2004, pp. 94\u2013102.","DOI":"10.1109\/ISSOC.2004.1411159"},{"key":"7270_CR25","unstructured":"T. Valtonen, T. Nurmi, J. Isoaho, and H. Tenhunen, \u201cAn autonomous error-tolerant cell for scalable network-on-chip architectures,\u201d in Norchip, Kista, Sweden, 2001, pp. 198\u2013203."},{"key":"7270_CR26","doi-asserted-by":"crossref","unstructured":"T. Bartic, J.-Y. Mignolet, V. Nollet, T. Marescaux, D. Verkest, S. Vernalde, and R. Lauwereins, \u201cHighly scalable network on chip for reconfigurable systems,\u201d in Intl. Symposium on System-on-Chip, Tampere, Finland, 2003, pp. 78\u201382.","DOI":"10.1109\/ISSOC.2003.1267722"},{"issue":"1","key":"7270_CR27","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1016\/j.vlsi.2004.07.015","volume":"38","author":"D. Sig\u00fcenza-Tortosa","year":"2004","unstructured":"D. Sig\u00fcenza-Tortosa, T. Ahonen, and J. Nurmi, \u201cIssues in the development of a practical NoC: the Proteo concept,\u201d Integration, the VLSI Journal, vol. 38, no. 1, 2004, pp. 95\u2013105.","journal-title":"Integration, the VLSI Journal"},{"key":"7270_CR28","unstructured":"E. Nilsson, \u201cDesign and implementation of a hot-potato switch in network on chip,\u201d Master\u2019s thesis, Royal Institute of Technology (KTH), Stockholm, Sweden, 2002."},{"key":"7270_CR29","doi-asserted-by":"crossref","unstructured":"J. Hu and R. Marculescu, \u201cDyad - smart routing for networks-on-chip,\u201d in DAC, San Diego, CA, 2004, pp. 260\u2013263.","DOI":"10.1145\/996566.996638"},{"issue":"2\u20133","key":"7270_CR30","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","volume":"50","author":"E. Bolotin","year":"2004","unstructured":"E. Bolotin, I. Gidon, R. Ginosar, and A. Kolodny, \u201cQNoC: QoS architecture and design process for network on chip,\u201d Journal of Systems Architecture, vol. 50, no. 2\u20133, 2004, pp. 105\u2013128.","journal-title":"Journal of Systems Architecture"},{"issue":"5","key":"7270_CR31","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1049\/ip-cdt:20030830","volume":"150","author":"E. Rijpkema","year":"2003","unstructured":"E. Rijpkema, K. Goossens, A. Radulescu, J. Dielisen, J. van Meerbergen, P. Wielage, and E. Waterlander, \u201cTrade offs in the design of a router with both guaranteed and best-effort services for network on chip (extended version),\u201d IEE Proc. Computers and Digital Techniques, vol. 150, no. 5, 2003, pp. 294\u2013302.","journal-title":"IEE Proc. Computers and Digital Techniques"},{"issue":"3","key":"7270_CR32","doi-asserted-by":"crossref","first-page":"353","DOI":"10.1016\/j.vlsi.2004.07.009","volume":"38","author":"P. Vellanki","year":"2005","unstructured":"P. Vellanki, N. Banerjee, and K. S. Chatha, \u201cQuality-of-service and error control techniques for mesh-based network-on-chip architectures,\u201d Integration, the VLSI Journal, vol. 38, no. 3, 2005, pp. 353\u2013382.","journal-title":"Integration, the VLSI Journal"},{"key":"7270_CR33","doi-asserted-by":"crossref","unstructured":"F. Moraes, N. Calazans, A. Mello, L. Moller, and L. Ost, \u201cHermes: an infrastructure for low area overhead packet-switching networks on chip,\u201d Integration, the VLSI Journal, vol. 38, no. 1, 2004, pp. 69\u201393.","DOI":"10.1016\/j.vlsi.2004.03.003"},{"key":"7270_CR34","doi-asserted-by":"crossref","unstructured":"C. A. Zeferino, M. E. Kreutz, L. Carro, and A. A. Susin, \u201cA study on communication issues for system-on-chip,\u201d in SBCCI, Porto Alegre, Brazil, 2002, pp. 121\u2013126.","DOI":"10.1109\/SBCCI.2002.1137647"},{"key":"7270_CR35","doi-asserted-by":"crossref","unstructured":"E. Salminen, T. Kangas, J. Riihim\u00e4ki, V. Lahtinen, K. Kuusilinna, and T. D. H\u00e4m\u00e4l\u00e4inen, \u201cBenchmarking mesh and hierarchical bus networks in system-on-chip context,\u201d in SAMOS, accepted for publication, Samos, Greece, 2005, pp. 354\u2013363 .","DOI":"10.1007\/11512622_38"},{"key":"7270_CR36","doi-asserted-by":"crossref","unstructured":"M.-C. Chiang and G. S. Sohi, \u201cEvaluating design choices for sha- red bus multiprocessors in a throughput-oriented environment,\u201d IEEE Trans. Computers, vol. 41, no. 3, 1992, pp. 297\u2013317.","DOI":"10.1109\/12.127442"},{"key":"7270_CR37","unstructured":"Open Core Protocol Specification, Release 1.0, OCP-IP Alliance, Portland, OR, 2001."},{"key":"7270_CR38","first-page":"304","volume-title":"DDECS","author":"T. Kangas","year":"2002","unstructured":"T. Kangas, V. Lahtinen, K. Kuusilinna, and T. H\u00e4m\u00e4l\u00e4inen, \u201cSystem-on-chip communication optimization with bus monitoring,\u201d in DDECS, Brno, Czech Republic, 2002, pp. 304\u2013309."},{"key":"7270_CR39","unstructured":"ARM7 Thumb Family Flyer, Arm Limited, 2003."},{"key":"7270_CR40","unstructured":"T. Kangas, E. Salminen, K. Kuusilinna, T. H\u00e4m\u00e4l\u00e4inen, and J. Saarinen, \u201cFlexible architecture for system-on-chip video codec,\u201d in ISPACS, Honolulu, Hawaii, 2001, pp. 216\u2013221."},{"key":"7270_CR41","first-page":"49","volume-title":"Intl. Symposium on System-on-Chip","author":"J. Riihim\u00e4ki","year":"2004","unstructured":"J. Riihim\u00e4ki, P. Kukkala, E. Salminen, M. H\u00e4nnik\u00e4inen, K.Kuusilinna, and T. H\u00e4m\u00e4l\u00e4inen, \u201cPractical distributed simulation of a network of wireless terminals,\u201d in Intl. Symposium on System-on-Chip, Tampere, Finland, 2004, pp. 49\u201352."},{"key":"7270_CR42","doi-asserted-by":"crossref","unstructured":"E. Salminen, A. Kulmala, and T. H\u00e4m\u00e4l\u00e4inen, \u201cHIBI-based multiprocessor SoC on FPGA,\u201d in ISCAS, Kobe, Japan, 2005, pp. 3351\u20133354.","DOI":"10.1109\/ISCAS.2005.1465346"},{"key":"7270_CR43","doi-asserted-by":"crossref","unstructured":"O. Lehtoranta, E. Salminen, A. Kulmala, M. H\u00e4nnik\u00e4inen, and T. H\u00e4m\u00e4l\u00e4inen, \u201cA parallel MPEG-4 encoder for FPGA based multiprocessor SoC,\u201d in FPL, accepted for publication, Tampere, Finland, 2005, pp. 380\u2013385.","DOI":"10.1109\/FPL.2005.1515751"},{"key":"7270_CR44","first-page":"474","volume-title":"SAMOS","author":"T. Kangas","year":"2004","unstructured":"T. Kangas, J. Riihim\u00e4ki, E. Salminen, V. Lahtinen, H. Orsila, K. Kuusilinna, and T. H\u00e4m\u00e4l\u00e4inen, \u201cA communication-centric design flow for HIBI-based SoCs,\u201d in SAMOS, Samos, Greece, 2004, pp. 474\u2013483."}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-7270-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-006-7270-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-7270-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,9]],"date-time":"2025-01-09T02:53:10Z","timestamp":1736391190000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-006-7270-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,6]]},"references-count":44,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2006,6]]}},"alternative-id":["7270"],"URL":"https:\/\/doi.org\/10.1007\/s11265-006-7270-6","relation":{},"ISSN":["0922-5773"],"issn-type":[{"type":"print","value":"0922-5773"}],"subject":[],"published":{"date-parts":[[2006,6]]}}}