{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T18:32:12Z","timestamp":1693852332241},"reference-count":40,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2006,7,25]],"date-time":"2006-07-25T00:00:00Z","timestamp":1153785600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2006,9]]},"DOI":"10.1007\/s11265-006-8538-6","type":"journal-article","created":{"date-parts":[[2006,7,25]],"date-time":"2006-07-25T08:47:26Z","timestamp":1153817246000},"page":"245-267","source":"Crossref","is-referenced-by-count":3,"title":["Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding"],"prefix":"10.1007","volume":"44","author":[{"given":"Subash","family":"Chandar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahesh","family":"Mehendale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Govindarajan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2006,7,25]]},"reference":[{"key":"8538_CR1","unstructured":"Advance RISC Machines Ltd., \u201cAn Introduction to Thumb,\u201d March 1995."},{"key":"8538_CR2","doi-asserted-by":"crossref","unstructured":"L. Benini, G. Micheli, E. Macii, D. Sciuto, and C. Silvano, \u201cAsymptotic Zero-Transition Activity Encoding for Address Busses in Low-Power Microprocessor-Based Systems,\u201d in Proceedings of the 7th Great Lakes Symposium on VLSI, pp. 77\u201382, Urbana-Champaigne, IL, March 1997.","DOI":"10.1109\/GLSV.1997.580414"},{"issue":"4","key":"8538_CR3","doi-asserted-by":"crossref","first-page":"467","DOI":"10.1109\/TC.2004.1268405","volume":"53","author":"L. Benini","year":"2004","unstructured":"L. Benini, F. Menichelli, and M. Olivieri, \u201cA Class of Code Compression Schemes for Reducing Power Consumption in Embedded Microprocessor Systems,\u201d IEEE Trans. Comput., vol. 53, no. 4, 2004, pp. 467\u2013482.","journal-title":"IEEE Trans. Comput."},{"key":"8538_CR4","doi-asserted-by":"crossref","unstructured":"A. Chandrakasan and R. Brodersen, \u201cLow Power Digital CMOS Design,\u201d Kluwer, 1995.","DOI":"10.1007\/978-1-4615-2325-3"},{"key":"8538_CR5","doi-asserted-by":"crossref","unstructured":"K.D. Cooper and N. McIntosh, \u201cEnhanced Code Compression for Embedded RISC Processors,\u201d in Proceedings of the Conference on Programming Language Design and Implementation, pp. 139\u2013149, Atlanta, GA, May 1999.","DOI":"10.1145\/301618.301655"},{"key":"8538_CR6","doi-asserted-by":"crossref","unstructured":"S. Debray, W. Evan, R. Muth, and B. de Sutter, \u201cCompiler Techniques for Code Compression,\u201d ACM Trans. Program. Lang. Syst., 2000, pp. 378\u2013415.","DOI":"10.1145\/349214.349233"},{"key":"8538_CR7","unstructured":"S. Devadas, S. Liao, and K. Keutzer, \u201cCode Density Optimization for Embedded DSP Processors Using Data Compression Techniques,\u201d in Proceedings of the 16th Conference on Advanced Research in VLSI, pp. 272\u2013285, Chappel Hill, NC, March 1995."},{"key":"8538_CR8","doi-asserted-by":"crossref","unstructured":"S. Devadas and S. Malik, \u201cA Survey of Optimization Techniques Targeting Low Power VLSI Circuits,\u201d in Proceedings of the 32nd ACM\/IEEE Design Automation Conference, 1995.","DOI":"10.1145\/217474.217536"},{"key":"8538_CR9","first-page":"1098","volume":"40","author":"D.A. Huffman","year":"1952","unstructured":"D.A. Huffman, \u201cA Method for the Construction of Minimum Redundancy Codes,\u201d Proc. Inst. Electron. Radio Eng., pp. 1098\u20131101, vol. 40, September 1952.","journal-title":"Proc. Inst. Electron. Radio Eng."},{"key":"8538_CR10","doi-asserted-by":"crossref","unstructured":"M. Hiraki, R.S. Bajwa, et al., \u201cStage-Skip Pipeline: A Low Power Processor Architecture Using a Decoded Instruction Buffer,\u201d in Proceedings of International Symposium on Low Power Electronics and Design, Monterey, California, pp. 353\u2013358, Monterey, CA, August 1996.","DOI":"10.1109\/LPE.1996.547538"},{"key":"8538_CR11","unstructured":"IBM, \u201cCodePack PowerPC Code Compression Utility User\u2019s Manual,\u201d ver. 3.0, 1998. http:\/\/www-3.ibm.com\/chips\/techlib\/techlib.nsf\/products\/CodePack ."},{"key":"8538_CR12","doi-asserted-by":"crossref","unstructured":"T.M. Kemp, R.K. Montoye, J.D. Harper, J.D. Palmer, and D.J. Auerbach, \u201cA Decompression Core for PowerPC,\u201d IBM J. Res. Develop., vol. 42, no. 6, 1998. http:\/\/www.research.ibm.com\/journal\/rd\/426\/kemp.html .","DOI":"10.1147\/rd.426.0807"},{"key":"8538_CR13","unstructured":"K. Kissell, \u201cMIPS16: High-density MIPS for the Embedded Market,\u201d Silicon Graphics MIPS Group, 1997. http:\/\/www.mips.com\/Documentation\/MIPS16whitepaper.pdf ."},{"key":"8538_CR14","doi-asserted-by":"crossref","unstructured":"M. Kozuch and A. Wolfe, \u201cCompression of Embedded System Programs,\u201d in Proceedings of IEEE International Conference on Computer Design, pp. 270\u2013277, Cambridge, MA, October 1994.","DOI":"10.1109\/ICCD.1994.331903"},{"key":"8538_CR15","doi-asserted-by":"crossref","unstructured":"J. Lau, S. Schoenmackers, T. Sherwood, and B. Calder, \u201cReducing Code Size with Echo Instructions,\u201d in Proceedings of the International Conference on Compilers, Architectue, and Synthesis for Embedded Systems, Oct. 2003.","DOI":"10.1145\/951710.951724"},{"key":"8538_CR16","doi-asserted-by":"crossref","unstructured":"L.H. Lee, W. Moyer, and J. Arends, \u201cInstruction Fetch Energy Reduction Using Loop Caches For Embedded Applications with Small Tight Loops,\u201d in Proceedings of International Symposium on Low Power Electronics and Design, pp. 267\u2013269, San Diego, CA, August 1999.","DOI":"10.1145\/313817.313944"},{"key":"8538_CR17","doi-asserted-by":"crossref","unstructured":"C. Lefurgy and T. Mudge, \u201cCode Compression for DSP,\u201d Technical Report CSE-TR-380-98, Presented at CASES-98 Workshop, 1998.","DOI":"10.21236\/ADA461522"},{"key":"8538_CR18","doi-asserted-by":"crossref","unstructured":"C. Lefurgy, P. Bird, I-C. Chen, and T. Mudge, \u201cImproving Code Density Using Compression Techniques,\u201d in Proceedings of the 30th Annual International Symposium on Microarchitecture, pp. 194\u2013203, Research Triangle Park, NC, December 1997.","DOI":"10.1109\/MICRO.1997.645810"},{"key":"8538_CR19","unstructured":"C.R. Lefurgy, \u201cEfficient Execution of Compressed Programs,\u201d Ph.D. dissertion, University of Michigan, 2000."},{"key":"8538_CR20","doi-asserted-by":"crossref","unstructured":"H. Lekatsas, J. Henkal, and W. Wolf, \u201cCode Compression for Low Power Embedded System Design,\u201d in Proceedings of the 37th ACM\/IEEE Design Automation Conference, pp. 294\u2013299, Los Angeles, CA, June 2000.","DOI":"10.1145\/337292.337423"},{"key":"8538_CR21","doi-asserted-by":"crossref","unstructured":"H. Lekatsas and W. Wolf, \u201cCode Compression for Embedded Systems,\u201d in Proceedings of the 35th ACM\/IEEE Design Automation Conference, pp. 516\u2013521, San Francisco, CA June 1998.","DOI":"10.1145\/277044.277185"},{"key":"8538_CR22","doi-asserted-by":"crossref","unstructured":"H. Lekatsas, W. Wolf, and J. Henkel, \u201cArithmetic Coding for Low Power Embedded System Design,\u201d in Proceedings of Data Compression Conference, pp. 430\u2013439, Snowbird, UT, March 2000.","DOI":"10.1109\/DCC.2000.838183"},{"key":"8538_CR23","unstructured":"C.H. Lin, Y. Xie, and W. Wolf, \u201cLZW-based Code Compression for VLIW Embedded Systems,\u201d in Proceedings of the Design, Automation and Test in Europe (DATE\u201904), pp. 76\u201381, Paris, France, February 2004."},{"key":"8538_CR24","doi-asserted-by":"crossref","unstructured":"S. Manne, A. Klauser, and D. Grunwald, \u201cPipeline Gating: Speculation Control for Energy Reduction,\u201d in Proceedings of International Symposium on Computer Architecture, pp. 132\u2013141, Barcelona, Spain, June 1998.","DOI":"10.1145\/279361.279377"},{"key":"8538_CR25","doi-asserted-by":"crossref","unstructured":"M. Mehendale, S.D. Sherlekar, and G. Venkatesh, \u201cExtensions to Programmable DSP Architectures for Reduced Power Dissipation,\u201d in Proceedings of International Conference on VLSI Design, pp. 37\u201342, Chennai, India, January 1998.","DOI":"10.1109\/ICVD.1998.646575"},{"key":"8538_CR26","doi-asserted-by":"crossref","unstructured":"S.K. Menon and P. Shankar, \u201cAn Instruction Set Architecture Based Code Compression Scheme for Embedded Processors,\u201d in Proceedings DCC 2005 Data Compression Conference, p. 470, Snowbird, UT, March 2005.","DOI":"10.1109\/DCC.2005.15"},{"key":"8538_CR27","unstructured":"E.G. Nikolova, D.J. Mulvaney, V.A. Chouliaras, and J.L. Nunez-Yanez, \u201cA Compression\/Decompression Scheme for Embedded Systems Code,\u201d in 1st ESC Division mini-conference, 2003."},{"key":"8538_CR28","unstructured":"R. Owens, H. Mehta, and M. Irwin, \u201cSome Issues in Gray Code Addressing,\u201d in Proceedings of the 6th Great Lakes Symposium on VLSI, pp. 178\u2013180, Ames, IA, March 1996."},{"key":"8538_CR29","doi-asserted-by":"crossref","unstructured":"O. Ozturk, H. Saputra, M. Kandemir, and I. Kolcu, \u201cAccess Pattern-based Code Compression for Memory-constrained Embedded Systems,\u201d in Proceedings of the Design, Automation and Test in Europe (DATE\u201905), vol. 2, 2005, pp. 882\u2013887.","DOI":"10.1109\/DATE.2005.46"},{"key":"8538_CR30","unstructured":"C. Piguet, P. Volet, J.-M. Masgonty, F. Rampogna, and P. Marchal, \u201cCode Memory Compression with Online Decompression,\u201d in Proceedings of the 27th European Solid-State Circuits Conference, pp. 389\u2013392, Villach, Austria, September 2001."},{"key":"8538_CR31","doi-asserted-by":"crossref","unstructured":"J. Rabaey and M. Pedram,\u201cLow Power Design Methodologies,\u201d Kluwer Academic. Publishers, 1996.","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"8538_CR32","unstructured":"Siemens Incorp, \u201cTriCore Architecture Manual,\u201d 1997."},{"key":"8538_CR33","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"M. Stan","year":"1995","unstructured":"M. Stan and W. Burleson, \u201cBus-Invert Coding for Low Power I\/O,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 3, 1995, pp. 49\u201358.","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"8538_CR34","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/54.329448","volume":"11","author":"C. Su","year":"1994","unstructured":"C. Su, C. Tsui, and A. Despain, \u201cSaving Power in the Control Path of Embedded Processors,\u201d IEEE Des. Test Comput., vol. 11, 1994, pp. 24\u201330.","journal-title":"IEEE Des. Test Comput."},{"key":"8538_CR35","unstructured":"Synopsys Inc., \u201cPower Compiler Reference Manual,\u201d ver.2000.11, 2000."},{"key":"8538_CR36","unstructured":"Texas Instruments, \u201cTMS320C27x DSP CPU and Instruction Set Reference Guide,\u201d March 1998. http:\/\/www.ti.com\/sc\/docs\/storage\/dsp\/tech_doc.htm ."},{"key":"8538_CR37","unstructured":"J.L. Turley, \u201cThumb Squeezes ARM Code Size,\u201d Microprocess Rep., vol. 9, no. 4, 1995."},{"key":"8538_CR38","unstructured":"C.-Y. Wang and K. Roy, \u201cControl Unit Synthesis Targeting Low-Power Processors,\u201d in Proceedings of IEEE International Conference on Computer Design, pp. 454\u2013459, Austin, TX, October 1995."},{"issue":"5","key":"8538_CR39","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"S.J.E. Wilton","year":"1996","unstructured":"S.J.E. Wilton and N.P. Jouppi, \u201cCACTI: An Enhanced Cache Access and Cycle Time Model,\u201d IEEE J. Solid-State Circuits, vol. 31, no. 5, May 1996, pp. 677\u2013688.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"8538_CR40","doi-asserted-by":"crossref","unstructured":"A. Wolfe and A. Chanin, \u201cExecuting Compressed Programs on an Embedded RISC Architecture,\u201d in Proceedings of the 25th Annual International Symposium on Microarchitecture, pp. 81\u201391, Portland, OR, November 1992.","DOI":"10.1109\/MICRO.1992.697002"}],"container-title":["Journal of VLSI signal processing systems for signal, image and video technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-8538-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-006-8538-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-006-8538-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:24Z","timestamp":1559377164000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-006-8538-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006,7,25]]},"references-count":40,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2006,9]]}},"alternative-id":["8538"],"URL":"https:\/\/doi.org\/10.1007\/s11265-006-8538-6","relation":{},"ISSN":["0922-5773"],"issn-type":[{"value":"0922-5773","type":"print"}],"subject":[],"published":{"date-parts":[[2006,7,25]]}}}