{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T05:41:05Z","timestamp":1737006065552,"version":"3.33.0"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,5,5]],"date-time":"2007-05-05T00:00:00Z","timestamp":1178323200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Im"],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1007\/s11265-007-0048-7","type":"journal-article","created":{"date-parts":[[2007,5,4]],"date-time":"2007-05-04T19:43:15Z","timestamp":1178307795000},"page":"161-175","source":"Crossref","is-referenced-by-count":24,"title":["A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic"],"prefix":"10.1007","volume":"49","author":[{"given":"J\u00e9r\u00e9mie","family":"Detrey","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florent","family":"de Dinechin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,5,5]]},"reference":[{"key":"48_CR1","unstructured":"ANSI\/IEEE, Standard 754-1985 for Binary Floating-point Arithmetic (also IEC 60559), 1985."},{"issue":"7","key":"48_CR2","doi-asserted-by":"crossref","first-page":"777","DOI":"10.1109\/12.709377","volume":"47","author":"M. Arnold","year":"1998","unstructured":"M. Arnold, T. Bailey, J. Cowles, and M. Winkel, \u201cArithmetic Co-transformations in the Real and Complex Logarithmic Number Systems,\u201d IEEE Trans. Comput., vol. 47, no. 7, (July) 1998, pp. 777\u2013786.","journal-title":"IEEE Trans. Comput."},{"key":"48_CR3","unstructured":"P. Belanovi\u0107 and M. Leeser, \u201cA Library of Parameterized Floating-point Modules and Their Use,\u201d in Field Programmable Logic and Applications (LNCS, vol. 2438), Springer, (Sept.) 2002, pp. 657\u2013666."},{"key":"48_CR4","unstructured":"J.-L. Beuchat and A. Tisserand, \u201cSmall Multiplier-based Multiplication and Division Operators for Virtex-II Devices,\u201d in Field-programmable Logic and Applications (LNCS, vol. 2438), Springer, (Sept.) 2002."},{"issue":"7","key":"48_CR5","doi-asserted-by":"crossref","first-page":"702","DOI":"10.1109\/12.863040","volume":"49","author":"J. N. Coleman","year":"2000","unstructured":"J. N. Coleman and E. I. Chester, \u201cArithmetic on the European Logarithmic Microprocessor,\u201d IEEE Trans. Comput., vol. 49, no. 7, (July) 2000, pp. 702\u2013715.","journal-title":"IEEE Trans. Comput."},{"key":"48_CR6","doi-asserted-by":"crossref","unstructured":"F. de Dinechin and A. Tisserand, \u201cSome Improvements on Multipartite Table Methods,\u201d in 15th IEEE Symposium on Computer Arithmetic, N. Burgess and L. Ciminiera (Eds.), June 2001, pp. 128\u2013135. (Updated version of LIP research report 2000-38.)","DOI":"10.1109\/ARITH.2001.930112"},{"key":"48_CR7","doi-asserted-by":"crossref","unstructured":"M. deLorimier and A. DeHon, \u201cFloating-point Sparse Matrix\u2013vector Multiply for FPGAs,\u201d in ACM\/SIGDA Field-programmable Gate Arrays, ACM Press, 2005, pp. 75\u201385.","DOI":"10.1145\/1046192.1046203"},{"key":"48_CR8","doi-asserted-by":"crossref","unstructured":"J. Detrey and F. de Dinechin, \u201cA VHDL Library of LNS Operators,\u201d in 37th Asilomar Conference on Signals, Systems and Computers, Oct. 2003.","DOI":"10.1109\/ACSSC.2003.1292376"},{"key":"48_CR9","doi-asserted-by":"crossref","unstructured":"J. Detrey and F. de Dinechin, \u201cSecond Order Function Approximation Using a Single Multiplication on FPGAs,\u201d in 14th Intl Conference on Field-Programmable Logic and Applications (LNCS, vol. 3203), Springer, Aug. 2004, pp. 221\u2013230.","DOI":"10.1007\/978-3-540-30117-2_24"},{"key":"48_CR10","doi-asserted-by":"crossref","unstructured":"J. Dido, N. Geraudie, L. Loiseau, O. Payeur, Y. Savaria, and D. Poirier, \u201cA Flexible Floating-point Format for Optimizing Data-paths and Operators in FPGA Based DSPs,\u201d in ACM\/SIGDA Field-programmable Gate Arrays, (Feb.) 2002, pp. 50\u201355.","DOI":"10.1145\/503053.503056"},{"key":"48_CR11","doi-asserted-by":"crossref","unstructured":"C. Doss and R. Riley, \u201cFPGA-based Implementation of a Robust IEEE-754 Exponential Unit,\u201d in FPGAs for Custom Computing Machines, IEEE, 2004.","DOI":"10.1145\/968280.968324"},{"key":"48_CR12","doi-asserted-by":"crossref","unstructured":"Y. Dou, S. Vassiliadis, G. K. Kuzmanov, and G. N. Gaydadjiev, \u201c64-bit Floating-point FPGA Matrix Multiplication,\u201d in ACM\/SIGDA Field-programmable Gate Arrays, ACM Press, 2005.","DOI":"10.1145\/1046192.1046204"},{"key":"48_CR13","volume-title":"Division and Square Root: Digit-recurrence Algorithms and Implementations","author":"M. D. Ercegovac","year":"1994","unstructured":"M. D. Ercegovac and T. Lang, Division and Square Root: Digit-recurrence Algorithms and Implementations, Kluwer, Boston, MA, 1994."},{"key":"48_CR14","doi-asserted-by":"crossref","unstructured":"M. D. Ercegovac and T. Lang, Digital Arithmetic, Morgan Kaufmann, San Mateo, CA, 2003.","DOI":"10.1016\/B978-155860798-9\/50011-7"},{"key":"48_CR15","unstructured":"M. J. Flynn and S. F. Oberman, Advanced Computer Arithmetic Design, Wiley-Interscience, New York, 2001."},{"key":"48_CR16","unstructured":"A. A. Gaffar, W. Luk, P. Y. K. Cheung, N. Shirazi, and J. Hwang, \u201cAutomating Customisation of Floating-point Designs,\u201d in Field Programmable Logic and Applications(LNCS, vol. 2438), Springer, (Sept.) 2002, pp. 523\u2013533."},{"issue":"1","key":"48_CR17","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1145\/103162.103163","volume":"23","author":"D. Goldberg","year":"1991","unstructured":"D. Goldberg, \u201cWhat Every Computer Scientist Should Know about Floating-point Arithmetic,\u201d ACM Comput. Surv., vol. 23, no. 1, (Mar.) 1991, pp. 5\u201347.","journal-title":"ACM Comput. Surv."},{"key":"48_CR18","unstructured":"M. Haselman, M. Beauchamp, K. Underwood, and K. S. Hemmert, \u201cA Comparison of Floating-point and Logarithmic Number Systems for FPGAs,\u201d in FPGAs for Custom Computing Machines, 2005."},{"key":"48_CR19","doi-asserted-by":"crossref","unstructured":"B. Lee and N. Burgess, \u201cParameterisable Floating-point Operators on FPGAs,\u201d in 36th Asilomar Conference on Signals, Systems, and Computers, 2002, pp. 1064\u20131068.","DOI":"10.1109\/ACSSC.2002.1196947"},{"key":"48_CR20","doi-asserted-by":"crossref","unstructured":"B. Lee and N. Burgess, \u201cA Dual-path Logarithmic Number System Addition\/Subtraction Scheme for FPGA,\u201d in Field-programmable Logic and Applications, (Sept.) 2003, Lisbon.","DOI":"10.1007\/978-3-540-45234-8_78"},{"key":"48_CR21","doi-asserted-by":"crossref","unstructured":"D. M. Lewis, \u201cAn Architecture for Addition and Subtraction of Long Word Length Numbers in the Logarithmic Number System,\u201d IEEE Trans. Comput., vol. 39, no. 11, (Nov.) 1990.","DOI":"10.1109\/12.61042"},{"key":"48_CR22","unstructured":"G. Lienhart, A. Kugel, and R. M\u00e4nner, \u201cUsing Floating-point Arithmetic on FPGAs to Accelerate Scientific N-body Simulations,\u201d in FPGAs for Custom Computing Machines, IEEE, 2002."},{"key":"48_CR23","doi-asserted-by":"crossref","unstructured":"R. Matou\u0161ek, M. Tich\u00fd, Z. Pohl, J. Kadlec, C. Softley, and N. Coleman, \u201cLogarithmic Number System and Floating-point Arithmetics on FPGA,\u201d in Field-programmable Logic and Applications, Montpellier, (Sept.) 2002, pp. 627\u2013636.","DOI":"10.1007\/3-540-46117-5_65"},{"key":"48_CR24","unstructured":"F. Ortiz, J. Humphrey, J. Durbano, and D. Prather, \u201cA Study on the Design of Floating-point Functions in FPGAs,\u201d in Field Programmable Logic and Applications (LNCS, vol. 2778), Springer, (Sept.) 2003, pp. 1131\u20131135."},{"key":"48_CR25","doi-asserted-by":"crossref","unstructured":"V. Paliouras and T. Stouraitis, \u201cA Novel Algorithm for Accurate Logarithmic Number System Subtraction,\u201d in International Symposium on Circuits and Systems, volume 4, IEEE, (May) 1996, pp. 268\u2013271.","DOI":"10.1109\/ISCAS.1996.542021"},{"key":"48_CR26","unstructured":"E. Roesler and B. Nelson, \u201cNovel Optimizations for Hardware Floating-point Units in a Modern FPGA Architecture,\u201d in Field Programmable Logic and Applications (LNCS, vol. 2438) Springer, (Sept.) 2002, pp. 637\u2013646."},{"key":"48_CR27","doi-asserted-by":"crossref","unstructured":"F. J. Taylor, R. Gill, J. Joseph, and J. Radke, \u201cA 20\u00a0Bit Logarithmic Number System Processor,\u201d IEEE Trans. Comput., vol. 37, no. 2, (Feb.) 1988","DOI":"10.1109\/12.2148"}],"container-title":["The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0048-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0048-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0048-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,16]],"date-time":"2025-01-16T02:09:52Z","timestamp":1736993392000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0048-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5,5]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,10]]}},"alternative-id":["48"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0048-7","relation":{},"ISSN":["0922-5773","1573-109X"],"issn-type":[{"type":"print","value":"0922-5773"},{"type":"electronic","value":"1573-109X"}],"subject":[],"published":{"date-parts":[[2007,5,5]]}}}