{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T21:24:18Z","timestamp":1761945858711,"version":"build-2065373602"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2007,3,27]],"date-time":"2007-03-27T00:00:00Z","timestamp":1174953600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2007,3,27]],"date-time":"2007-03-27T00:00:00Z","timestamp":1174953600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2007,6]]},"DOI":"10.1007\/s11265-007-0050-0","type":"journal-article","created":{"date-parts":[[2007,3,26]],"date-time":"2007-03-26T19:51:01Z","timestamp":1174938661000},"page":"297-315","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["A Novel Application-specific Instruction-set Processor Design Approach for Video Processing Acceleration"],"prefix":"10.1007","volume":"47","author":[{"given":"Mame Maria","family":"Mbaye","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Normand","family":"B\u00e9langer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samuel","family":"Pierre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,3,27]]},"reference":[{"key":"50_CR1","doi-asserted-by":"crossref","unstructured":"L. V. Agostini, I. S. Silva, and S. Bampi, \u201cPipelined Fast 2D DCT Architecture for JPEG Image Compression,\u201d in Proc. of the 14th Symposium on Integrated Circuits and Systems Design, Piren\u00f3polis, Brazil, 2001, pp. 226\u2013231.","DOI":"10.1109\/SBCCI.2001.953032"},{"key":"50_CR2","doi-asserted-by":"crossref","unstructured":"A. Aiken and A. Nicolau, \u201cOptimal Loop Parallelization,\u201d in Proc. of the SIGPLAN \u201988 Conference on Programming Language Design and Implementation, Atlanta, Georgia, USA, 1988, pp. 308\u2013317.","DOI":"10.1145\/960116.54021"},{"key":"50_CR3","unstructured":"ARM Ltd., \u201cAmba Bus,\u201d available at: http:\/\/www.arm.com."},{"key":"50_CR4","doi-asserted-by":"crossref","unstructured":"M.-A. Cantin, Y. Savaria, D. Prodanos, and P. Lavoie, \u201cAn Automatic Word Length Determination Method,\u201d in IEEE International Symposium on Circuits and Systems (ISCAS\u20192001) vol. 5, Sydney, Australia, May 2001, pp. 53\u201356.","DOI":"10.1109\/ISCAS.2001.921982"},{"key":"50_CR5","unstructured":"N. Cheung, J. Henkel, and S. Parameswaran, Rapid Configuration and Instruction Selection for an ASIP: A Case Study, DATE\u201903, Munich, Germany, 2003, pp. 10802\u201310809."},{"key":"50_CR6","doi-asserted-by":"crossref","unstructured":"N. Clark, J. Blome, M. Chu, S. Mahlke, S. Biles, and K. Flautner, \u201cAn Framework for Transparent Instruction Set Customization in Embedded Processors,\u201d in Proc. of the 32nd International Symposium on Computer Architecture, ISCA\u201905, IEEE, Madison, Wisconsin USA, 2005, pp. 272\u2013283.","DOI":"10.1145\/1080695.1069993"},{"key":"50_CR7","doi-asserted-by":"crossref","unstructured":"J. Cong, Y. Fan, G. Han, A. Jagannathan, G. Reinman, and Z. Zhang, Instruction Set Extension with Shadow Registers for Configurable Processors, FPGA\u201905, Monterey, California, USA, Feb. 2005, pp. 99\u2013106.","DOI":"10.1145\/1046192.1046206"},{"key":"50_CR8","unstructured":"CoWare, \u201cLisatek,\u201d 2005, http:\/\/www.coware.com\/products\/lisatek."},{"key":"50_CR9","doi-asserted-by":"crossref","unstructured":"T. V. K. Gupta, R. E. Ko, and R. Barua, \u201cCompiler-directed Customization of ASIP Cores,\u201d in Proc. of 10th International Symposium on Hadware\/Software Codesign, CODES\u201902, ACM, Estes Park, Colorado, USA, 2002, pp. 97\u2013102.","DOI":"10.1145\/774789.774810"},{"key":"50_CR10","doi-asserted-by":"crossref","unstructured":"D. Goodwin and D. Petkov, Automatic Generation of Application Specific Processors, CASES\u201903, San Jose, California, USA, 2003, pp. 137\u2013147.","DOI":"10.1145\/951710.951730"},{"issue":"11","key":"50_CR11","doi-asserted-by":"publisher","first-page":"1338","DOI":"10.1109\/43.959863","volume":"20","author":"A. Hoffmann","year":"2001","unstructured":"A. Hoffmann, T. Kogel, A. Nohl, G. Braun, O. Schliebusch, O. Wahlen, A. Wieferink, and H. Meyr, \u201cA Novel Methodology for the Design of Application-Specific Instruction-Set Processors (ASIPs) Using a Machine Description Language,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 20, no. 11, Nov. 2001, pp. 1338\u20131354.","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"50_CR12","unstructured":"M. Imai, N. Binh, and A. Shiomi, \u201cA New HW\/SW Partitioning Algorithm for Synthesizing the Highest Performance Pipelined ASIPs with Multiple Identical FUs,\u201d in Proc. of European Design Automation Conference, EURO-VHDL\u201996, Geneva, Switzerland, 1996, pp. 126\u2013131."},{"key":"50_CR13","first-page":"252","volume-title":"An Efficient Technique for Exploring Register File Size in ASIP Synthesis, CASES 2002","author":"M. K. Jain","year":"2002","unstructured":"M. K. Jain, M. Balakrishnan, and A. Kumar, An Efficient Technique for Exploring Register File Size in ASIP Synthesis, CASES 2002, ACM, Grenoble, France, 2002, pp. 252\u2013261."},{"key":"50_CR14","doi-asserted-by":"crossref","unstructured":"K. Karuri, M. A. Al Faruque, S. Kraemer, R. Leupers, G. Ascheid, and H. Meyr, Fine-grained Application Source Code Profiling for ASIP Design, ACM, DAC 2005, Anaheim, California, USA, 2005, pp. 329\u2013334.","DOI":"10.1145\/1065579.1065666"},{"key":"50_CR15","unstructured":"J. S. Lim, Two-dimensional Signal and Image Processing, Prentice-Hall, Signal Processing Series, 1990."},{"issue":"4","key":"50_CR16","doi-asserted-by":"publisher","first-page":"1256","DOI":"10.1109\/TCE.2003.1261227","volume":"49","author":"S. Lin","year":"2003","unstructured":"S. Lin, Y. Chang, and L. Chen, \u201cMotion Adaptive Interpolation with Horizontal Motion Detection for Deinterlacing,\u201d IEEE Trans. Consum. Electron., vol. 49, no. 4, Nov 2003, pp. 1256\u20131265.","journal-title":"IEEE Trans. Consum. Electron."},{"key":"50_CR17","first-page":"3515","volume-title":"Application Specific Instruction-set Processor Generation for Video Processing Based on Loop Optimization, ISCAS \u201905","author":"M. Mbaye","year":"2005","unstructured":"M. Mbaye, N. B\u00e9langer, Y. Savaria, and S. Pierre, Application Specific Instruction-set Processor Generation for Video Processing Based on Loop Optimization, ISCAS \u201905, IEEE, Kobe, Japan, May 2005, pp. 3515\u20133518."},{"key":"50_CR18","doi-asserted-by":"crossref","unstructured":"M. Mbaye, D. Lebel, N. B\u00e9langer, Y. Savaria, and S. Pierre, Design Exploration with an Application-specific Instruction-set Processor for ELA Deinterlacing, ISCAS \u201906, IEEE, Island of Kos, Greece, May, 2006, pp. 4607\u20134610.","DOI":"10.1109\/ISCAS.2006.1693656"},{"key":"50_CR19","first-page":"4","volume-title":"System-on-Chip Communications: The Dawn of ASIPs and the Dusk of ASICs, Signal Processing Systems, SIPS\u20192003","author":"H. Meyr","year":"2003","unstructured":"H. Meyr, System-on-Chip Communications: The Dawn of ASIPs and the Dusk of ASICs, Signal Processing Systems, SIPS\u20192003, IEEE, Seoul, Korea, 2003, pp. 4\u20135."},{"issue":"2","key":"50_CR20","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1145\/375977.375978","volume":"6","author":"P. R. Panda","year":"2001","unstructured":"P. R. Panda, F. Cathoor, N. D. Dutt, K. Dankaert, E. Brockmeyer, C. Kulkarni, A. Vandercapelle, and P. G. Kjeldsberg, \u201cData and Memory Optimization Techniques for Embedded Systems,\u201d ACM Transact. Des. Automat. Electron. Syst., vol. 6, no. 2, Apr. 2001, pp. 149\u2013206.","journal-title":"ACM Transact. Des. Automat. Electron. Syst."},{"issue":"11","key":"50_CR21","doi-asserted-by":"publisher","first-page":"1420","DOI":"10.1109\/TC.2004.101","volume":"53","author":"J. Park","year":"2004","unstructured":"J. Park, P. C. Diniz, and K. R. S. Shayee, \u201cPerformance and Area Modeling of Complete FPGA Designs in the Presence of Loop transformations,\u201d IEEE Trans. Comput., vol. 53, no. 11, Nov. 2004, pp. 1420\u20131435.","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"50_CR22","doi-asserted-by":"publisher","first-page":"1209","DOI":"10.1109\/TCAD.2005.855950","volume":"25","author":"L. Pozzi","year":"2006","unstructured":"L. Pozzi and K. Atasu, \u201cExact and Approximate Algorithms for the Extension of Embedded Processor Instruction Sets,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 25, no. 7, Jul. 2006, pp. 1209\u20131229.","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"50_CR23","doi-asserted-by":"crossref","unstructured":"C. Shekhar, R. Singh, A. S. Mandal, S. C. Bose, R. Saini, and P. Tanwar, \u201cApplication Specific Instruction Set Processors: Redefining Hardware\u2013software Boundary,\u201d in Proc. of the 17th International Conference on VLSI Design, Mumbai, India, 2004, pp. 915\u2013918.","DOI":"10.1109\/ICVD.2004.1261047"},{"key":"50_CR24","doi-asserted-by":"crossref","unstructured":"B. Su, S. Ding, and J. Xia, \u201cURPR\u2014An Extension of URCR for Software Pipelining,\u201d in Proc. of the 19th Microprogramming Workshop (MICRO-19), New-York, New-York, USA, 1986, pp. 94\u2013103.","DOI":"10.1145\/19551.19541"},{"key":"50_CR25","doi-asserted-by":"crossref","unstructured":"F. Sun, S. Ravi, A. Raghunathan, and N. K. Jha, A Scalable Application-specific Processor Synthesis Methodology, ICCAD\u20192003, San Jose, California, USA, 2003, pp. 283\u2013290.","DOI":"10.1109\/ICCAD.2003.159702"},{"key":"50_CR26","doi-asserted-by":"crossref","unstructured":"D. C. Suresh, W. A. Najjar, F. Vahid, J. R. Villarreal, and G. Stitt, \u201cProfiling Tools for Hardware\/Software Partitioning of Embedded Applications,\u201d in Proc. of the 2003 ACM SIGPLAN Conference on Language, Compiler, and Tool for Embedded Systems (LCTES), San Diego, California, USA, 2003, pp. 189\u2013198.","DOI":"10.1145\/780731.780759"},{"key":"50_CR27","unstructured":"Synopsys Inc., \u201cDesign Compiler,\u201d 2006, http:\/\/www.synopsys.com."},{"key":"50_CR28","unstructured":"Tensilica Inc., \u201cXtensa Processor Generator and Xpress Compiler,\u201d 2006, available: http:\/\/www.tensilica.com."},{"key":"50_CR29","first-page":"723","volume-title":"Characterizing Embedded Applications for Instructions-set Extensible Processors, DAC\u201904","author":"P. Yu","year":"2004","unstructured":"P. Yu and T. Mitra, Characterizing Embedded Applications for Instructions-set Extensible Processors, DAC\u201904, ACM, San Diego, California, USA, 2004, pp. 723\u2013728."},{"key":"50_CR30","unstructured":"Wikipedia, \u201cData dependency,\u201d 2007, http:\/\/en.wikipedia.org\/wiki\/Data_dependency."}],"container-title":["The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0050-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1007\/s11265-007-0050-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0050-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0050-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,15]],"date-time":"2025-01-15T06:53:17Z","timestamp":1736923997000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/s11265-007-0050-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,3,27]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2007,6]]}},"alternative-id":["50"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0050-0","relation":{},"ISSN":["0922-5773","1573-109X"],"issn-type":[{"type":"print","value":"0922-5773"},{"type":"electronic","value":"1573-109X"}],"subject":[],"published":{"date-parts":[[2007,3,27]]},"assertion":[{"value":"19 September 2006","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"18 January 2007","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"27 March 2007","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}}]}}