{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:55:22Z","timestamp":1771700122953,"version":"3.50.1"},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,4,17]],"date-time":"2007-04-17T00:00:00Z","timestamp":1176768000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Im"],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1007\/s11265-007-0056-7","type":"journal-article","created":{"date-parts":[[2007,4,18]],"date-time":"2007-04-18T07:31:42Z","timestamp":1176881502000},"page":"207-216","source":"Crossref","is-referenced-by-count":7,"title":["Programmable CMOS CNN Cell Based on Floating-gate Inverter Unit"],"prefix":"10.1007","volume":"49","author":[{"given":"Jesus E.","family":"Molinar-Solis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Felipe","family":"Gomez-Castaneda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose A.","family":"Moreno-Cadenas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor H.","family":"Ponce-Ponce","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,4,17]]},"reference":[{"key":"56_CR1","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9780511754494","volume-title":"Cellular Neural Networks and Visual Computing","author":"L. O. Chua","year":"2002","unstructured":"L. O. Chua and T. Roska, Cellular Neural Networks and Visual Computing, Cambridge University Press, UK, 2002."},{"key":"56_CR2","doi-asserted-by":"crossref","unstructured":"L. O. Chua, G. Gulak, E. Pierzchala, and A. Rodr\u00edguez-V\u00e1zquez, (Eds.), Cellular Neural Networks and Analog VLSI, Special Issue of Analog Integrated Circuits and Signal Processing, vol. 15, no. 3, Kluwer, USA, 1998.","DOI":"10.1007\/978-1-4757-4730-0"},{"issue":"3","key":"56_CR3","first-page":"132","volume":"40","author":"A. Rodr\u00edguez-V\u00e1zquez","year":"1993","unstructured":"A. Rodr\u00edguez-V\u00e1zquez, S. Espejo, R. Dom\u00ednguez-Castro, J. L. Huertas, and E. S\u00e1nchez-Sinencio, \u201cCurrent-mode Techniques for the Implementation of Continuous and Discrete Time Cellular Neural Networks,\u201d IEEE Trans. Circuits Syst. 1, vol. 40, no. 3, 1993, pp. 132\u2013146, March.","journal-title":"IEEE Trans. Circuits Syst. 1"},{"key":"56_CR4","doi-asserted-by":"crossref","unstructured":"Hanggi Martin, and Moschytz George S. (Eds.), Cellular Neural Networks Analysis, Design and Optimization, Kluwer, Ned, 2000.","DOI":"10.1007\/978-1-4757-3220-7"},{"issue":"6","key":"56_CR5","doi-asserted-by":"crossref","first-page":"1444","DOI":"10.1109\/16.137325","volume":"39","author":"T. Shibata","year":"1992","unstructured":"T. Shibata, and T. Ohmi, \u201cA Functional MOS Transistor Featuring Gate-Level Weighted Sum and Threshold Operations,\u201d IEEE Trans. Electron Devices, vol. 39, no. 6, 1992, pp. 1444\u20131455, June.","journal-title":"IEEE Trans. Electron Devices"},{"issue":"3","key":"56_CR6","doi-asserted-by":"crossref","first-page":"570","DOI":"10.1109\/16.199362","volume":"40","author":"T. Shibata","year":"1993","unstructured":"T. Shibata, and T. Ohmi, \u201cNeuron MOS Binary-Logic Integrated Circuits\u2014Part I: Design Fundamentals and Soft-Hardware-Logic Circuit Implementation,\u201d IEEE Trans. Electron Devices, vol. 40, no. 3, 1993, pp. 570\u2013576, March.","journal-title":"IEEE Trans. Electron Devices"},{"key":"56_CR7","doi-asserted-by":"crossref","unstructured":"K. Kotani, T. Shibata, M. Imai, and T. Ohmi, \u201cClocked-Neuron-MOS Logic Circuits Employing Auto-Threshold-Adjustment,\u201d in IEEE International Solid-State Circuits Conference ISSCC95, session 19, San Francisco, 1995, pp. 320\u2013322.","DOI":"10.1109\/ISSCC.1995.535583"},{"issue":"4","key":"56_CR8","doi-asserted-by":"crossref","first-page":"518","DOI":"10.1109\/82.663810","volume":"45","author":"K. Kotani","year":"1998","unstructured":"K. Kotani, T. Shibata, M. Imai, and T. Ohmi, \u201cClock-Controlled Neuron-MOS Logic Gates,\u201d IEEE Trans. Circuits Syst.\u2014II: Analog Digit. Signal Process., vol. 45, no. 4, 1998, pp. 518\u2013522, April.","journal-title":"IEEE Trans. Circuits Syst.\u2014II: Analog Digit. Signal Process."},{"key":"56_CR9","doi-asserted-by":"crossref","unstructured":"M. Anguita, F. J. Pelayo, E. Ros, D. Palomar, and A. Prieto, \u201cVLSI Implementations of CNNs for Image Processing and Vision Tasks: Single and Multiple Chip Approaches,\u201d in Proceedings of the 4th IEEE International Workshop on Cellular Neural Networks and their Applications, IEEE Computer Soc. Press, 1996, June.","DOI":"10.1109\/CNNA.1996.566621"},{"key":"56_CR10","doi-asserted-by":"crossref","first-page":"1070","DOI":"10.1109\/31.56083","volume":"37","author":"T. Matsumoto","year":"1990","unstructured":"T. Matsumoto, L. O. Chua, and H. Suzuki, \u201cCNN cloning template: Shadow Detector,\u201d IEEE Trans. Circuits Syst., vol. 37, 1990, pp. 1070\u20131073, August.","journal-title":"IEEE Trans. Circuits Syst."},{"issue":"3","key":"56_CR11","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1109\/81.915384","volume":"48","author":"A. Passio","year":"2001","unstructured":"A. Passio and Kari Halonen, \u201cA New Cell Output Nonlinearity for Dense Cellular Nonlinear Network Integration,\u201d IEEE Trans. Circuits Syst., vol. 48, no. 3, 2001, pp. 272\u2013280, March.","journal-title":"IEEE Trans. Circuits Syst."},{"key":"56_CR12","doi-asserted-by":"crossref","unstructured":"J. A. Hegt, D. M. W. Leenaerts, and R. T. Wilmans, \u201cA Novel Compact Architecture for a Programmable Full-range CNN in 0.5\u00a0\u03bcm CMOS Technology,\u201d Fifth IEEE International Workshop on Cellular Neural Networks and their Applications, London, England 1998.","DOI":"10.1109\/CNNA.1998.685389"},{"key":"56_CR13","doi-asserted-by":"crossref","unstructured":"S. Veni and B. Yamuna, \u201cHardware Implementation of CNN,\u201d in Proceedings Int. Conference on Intelligent Sensing and Information Processing, 2005, pp. 320\u2013325, 4\u20137 Jan.","DOI":"10.1109\/ICISIP.2005.1529469"},{"key":"56_CR14","doi-asserted-by":"crossref","unstructured":"M. Leong, P. Vasconcelos, Jorge Fernandes, and Leonel Sousa, \u201cA Programmable Cellular Neural Network Circuit,\u201d in 17th Symposium on Integrated Circuit and Systems Design, SBCII 2004, pp. 186\u2013191.","DOI":"10.1145\/1016568.1016620"},{"key":"56_CR15","doi-asserted-by":"crossref","unstructured":"M. Salerno, F. Sargeni, and V. Bonaiuto, \u201cA 6 \u00d7 6 Cells Interconnection-Oriented programmable Chip for CNN\u201d, Analog Integrated Circuits and Signal Processing, vol. 15, no. 3, 1998, pp. 239\u2013250.","DOI":"10.1023\/A:1008201827777"}],"container-title":["The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0056-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0056-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0056-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:24Z","timestamp":1559377164000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0056-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,4,17]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,10]]}},"alternative-id":["56"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0056-7","relation":{},"ISSN":["0922-5773","1573-109X"],"issn-type":[{"value":"0922-5773","type":"print"},{"value":"1573-109X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,4,17]]}}}