{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,18]],"date-time":"2025-01-18T05:27:45Z","timestamp":1737178065351,"version":"3.33.0"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2007,6,28]],"date-time":"2007-06-28T00:00:00Z","timestamp":1182988800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image"],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1007\/s11265-007-0060-y","type":"journal-article","created":{"date-parts":[[2007,6,27]],"date-time":"2007-06-27T20:53:03Z","timestamp":1182977583000},"page":"257-268","source":"Crossref","is-referenced-by-count":10,"title":["Enhancing Microkernel Performance on VLIW DSP Processors via Multiset Context Switch"],"prefix":"10.1007","volume":"51","author":[{"given":"Kun-Yuan","family":"Hsieh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Chia","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chien-Chin","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jenq-Kuen","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,6,28]]},"reference":[{"key":"60_CR1","unstructured":"International Technology Roadmap for Semiconductors. http:\/\/public.itrs.net ."},{"key":"60_CR2","unstructured":"Texas Instruments, Inc. TMS320 DSP\/BIOS User\u2019s guide, Nov, 2001."},{"key":"60_CR3","unstructured":"T.-J. Lin, C.-C. Lee, C.-W. Liu, and C.-W. Jen, \u201cA Novel Register Organization for VLIW Digital Signal Processors,\u201d Proceedings of 2005 IEEE International Symposium on VLSI Design, Automation, and Test, 2005, pp. 335\u2013338."},{"key":"60_CR4","doi-asserted-by":"crossref","unstructured":"S. Rixner, W. J. Dally, B. Khailany, P. Mattson, U. J. Kapasi, and J. D. Owens, \u201cRegister Organization for Media Processing,\u201d International Symposium on High Performance Computer Architecture (HPCA), 2000, pp. 375\u2013386.","DOI":"10.1109\/HPCA.2000.824366"},{"issue":"2","key":"60_CR5","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1145\/762488.762494","volume":"8","author":"C.-R. Lee","year":"2003","unstructured":"C.-R. Lee, J.-K. Lee, T.-T. Hwang, and Shih-Chun Tsai, \u201cCompiler Optimizations on VLIW Instruction Scheduling for Low Power,\u201d ACM Transact Des Automat Electron Syst, vol. 8, no. 2, 2003, pp. 252\u2013268.","journal-title":"ACM Transact Des Automat Electron Syst"},{"issue":"1","key":"60_CR6","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1145\/1124713.1124723","volume":"11","author":"Y.-P. You","year":"2006","unstructured":"Y.-P. You, C.-R. Lee, and J.-K. Lee, \u201cCompilers for Leakage Power Reductions,\u201d ACM Transact Des Automat Electron Syst, vol. 11, no. 1, 2006, pp. 147\u2013166 (Jan).","journal-title":"ACM Transact Des Automat Electron Syst"},{"issue":"10","key":"60_CR7","doi-asserted-by":"crossref","first-page":"893","DOI":"10.1109\/TPDS.2004.56","volume":"15","author":"P.-S. Chen","year":"2004","unstructured":"P.-S. Chen, Y.-S. Hwang, D.-C. Ju, and J. K. Lee, \u201cInterprocedural Probabilistic Pointer Analysis,\u201d IEEE Trans Parallel Distrib Syst, vol. 15, no. 10, 2004, pp. 893\u2013907 (Oct).","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"60_CR8","unstructured":"C.-W. Chen, Y.-C. Lin, C.-L. Tang, and J.-K. Lee, \u201cORC2DSP: Compiler Infrastructure Supports for VLIW DSP Processors,\u201d IEEE VLSI TSA, April 27\u201329, 2005."},{"key":"60_CR9","unstructured":"OMAP5910 Dual Core Processor\u2014Technical Reference Manual, Texas Instruments, Jan, 2003."},{"key":"60_CR10","doi-asserted-by":"crossref","unstructured":"D. C.-W. Chang, C.-W. Jen, I.-T. Liao, J.-K. Lee, W.-F. Chen, and S.-Y. Tseng, \u201cPAC DSP Core and Application Processors,\u201d IEEE International Conference on Multimedia & Expo (ICME), Toronto, July 9\u201312, 2006.","DOI":"10.1109\/ICME.2006.262455"},{"key":"60_CR11","doi-asserted-by":"crossref","unstructured":"Y.-C. Lin, C.-L. Tang, C.-J. Wu, M.-Y. Hung, Y.-P. You, Y.-C. Moo, S.-Y. Chen, and J. K. Lee, \u201cCompiler Supports and Optimizations for PAC VLIW DSP Processors,\u201d Languages and Compilers for Parallel Computing, USA, Oct. 2005.","DOI":"10.1007\/978-3-540-69330-7_34"},{"key":"60_CR12","unstructured":"C.-J. Wu, S.-Y. Chen, and J.-K. Lee, \u201cCopy Propagation Optimizations for VLIW DSP Processors with Distributed Register Files,\u201d Languages and Compilers for Parallel Computing, USA, Nov. 2006."},{"key":"60_CR13","doi-asserted-by":"crossref","unstructured":"R. Thekkath and S. J. Eggers, \u201cThe Effectiveness of Multiple Hardware Contexts,\u201d ACM SIGPLAN Not, vol. 29, pp. 328\u2013337.","DOI":"10.1145\/195470.195583"},{"key":"60_CR14","unstructured":"A. Agarwal, B.-H. Lim, and J. Kubiatowicz, \u201cAPRIL: A Processor Architecture for Multiprocessing,\u201d Proceedings of 17th Annual International Symposium on Computer Architecture, 1998."},{"key":"60_CR15","unstructured":"DSP\/BIOS Timing Benchmarks for Code Composer Studio v2.2. Application Report SPRA900B, Texas Instruments, April, 2004."},{"key":"60_CR16","unstructured":"C.-W. Chen, C.-L. Tang, Y.-C. Lin, and J.-K. Lee, \u201cORC2DSP: Compiler Infrastructure Supports for VLIW DSP Processors,\u201d Proceedings of 2005 IEEE International Symposium on VLSI Design, Automation, and Test, April 27\u201329, 2005."},{"key":"60_CR17","unstructured":"R. Ju, S. Chan, and C. Wu, \u201cOpen Research Compiler for the Itanium Family,\u201d Tutorial at the 34th Annual Int\u2019l Symposium on Microarchitecture, Dec., 2001"},{"key":"60_CR18","unstructured":"C. P. Thacker, E. M. McCreight, B. W. Lampson, R. F. Sproull, and D. R. Boggs, \u201cAlto: A Personal Computer,\u201d in Computer Strutures: Principles and Examples, C. Gordon Bell Daniel P. Siewiorek and Allen Newell (Eds.), McGraw-Hill, 1982, pp. 549\u2013572."},{"key":"60_CR19","doi-asserted-by":"crossref","unstructured":"B. J. Smith, \u201cArchitecture and applications of the HEP Multiprocessor Computer System,\u201d in SPIE, vol. 298, 1981, pp. 241\u2013248.","DOI":"10.1117\/12.932535"},{"key":"60_CR20","doi-asserted-by":"crossref","unstructured":"R. A. Iannucci, Toward a Dataflow\/von Neumann Hybrid, Proceedings of the 15th Annual International Symposium on Computer Architecture, 1988, pp. 131\u2013140.","DOI":"10.1145\/633625.52416"},{"key":"60_CR21","doi-asserted-by":"crossref","unstructured":"W.-D. Weber and A. Gupta, \u201cExploring the Benefits of Multiple Hardware Contexts in a Microprocessor Architecture: Preliminary Results,\u201d Proceedings of the 16th annual International Symposium on Computer Architecture, 1989.","DOI":"10.1145\/74925.74956"},{"key":"60_CR22","unstructured":"P.r R. Nuth and W. J. Dally, A Mechanism for Efficient Context Switching. In ACM SIGARCH and IEEE Workshop on Multithreaded Computers, Supercomputing \u201891, November, 1991."},{"key":"60_CR23","unstructured":"V. Soundararajan and A. Agarwal, Dribbling Registers: A Mechanism for Reducing Context Switch Latency in Large-Scale Multiprocessors. Laboratory for Computer Science Technical Memo MIT\/LCS\/TM-474, M.I.T., November 6, 1992, p. 21."},{"issue":"1","key":"60_CR24","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1016\/0141-9331(95)93086-X","volume":"19","author":"J. Snyder","year":"1995","unstructured":"J. Snyder, D. Whalley, and T. Baker, \u201cFast Context Switches: Compiler and Architectural Support for Preemptive Scheduling,\u201d J Microprocess Microsyst, vol. 19, no. 1, 1995, pp. 35\u201342.","journal-title":"J Microprocess Microsyst"},{"key":"60_CR25","doi-asserted-by":"crossref","unstructured":"B. Zolfaghari, \u201cA Dynamic Scheduling Algorithm with Minimum Context Switches for Spacecraft Avionics Systems,\u201d Proceedings of IEEE Aerospace Conference, 2004.","DOI":"10.1109\/AERO.2004.1368056"},{"issue":"4","key":"60_CR26","doi-asserted-by":"crossref","first-page":"311","DOI":"10.1023\/A:1008921705476","volume":"4","author":"I Hong","year":"1999","unstructured":"I. Hong, M. Potkonjak, and M. Papaefthymiou, \u201cEfficient Block Scheduling to Minimize Context Switching Time for Programmable Embedded Processors,\u201d Des Autom Embed Syst, vol. 4, no. 4, 1999, pp. 311\u2013327 (Oct).","journal-title":"Des Autom Embed Syst"},{"key":"60_CR27","doi-asserted-by":"crossref","unstructured":"V. Barthelmann, \u201cInter-Task Register-Allocation for Static Operating Systems,\u201d Proceedings of the Joint Conference on Languages, Compilers and Tools for Embedded Systems: Software and Compilers for Embedded Systems, 2002.","DOI":"10.1145\/513829.513855"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0060-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0060-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0060-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,17]],"date-time":"2025-01-17T22:50:32Z","timestamp":1737154232000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0060-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,6,28]]},"references-count":27,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,6]]}},"alternative-id":["60"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0060-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2007,6,28]]}}}