{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,19]],"date-time":"2025-01-19T14:10:36Z","timestamp":1737295836079,"version":"3.33.0"},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,7,10]],"date-time":"2007-07-10T00:00:00Z","timestamp":1184025600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1007\/s11265-007-0070-9","type":"journal-article","created":{"date-parts":[[2007,7,16]],"date-time":"2007-07-16T22:51:23Z","timestamp":1184626283000},"page":"13-34","source":"Crossref","is-referenced-by-count":12,"title":["Optimized RTL Code Generation from Coarse-Grain Dataflow Specification for Fast HW\/SW Cosynthesis"],"prefix":"10.1007","volume":"52","author":[{"given":"Hyunuk","family":"Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoeseok","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soonhoi","family":"Ha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,7,10]]},"reference":[{"key":"70_CR1","unstructured":"Synopsis Inc., \u201cCOSSAP User\u2019s Manual: VHDL Code Generation,\u201d 700 E. Middlefield Rd., Mountain View, CA 94043, USA."},{"key":"70_CR2","first-page":"155","volume":"4","author":"J.T. Buck","year":"1994","unstructured":"J.T. Buck, S. Ha, E.A. Lee and D.G. Messerschmitt, \u201cPtolemy: A Framework for Simulating and Prototyping Heterogeneous Systems,\u201d Int. J Comput Simulation, Special Issues on Simulation Software Development, vol.4, 1994, pp. 155\u2013182, April.","journal-title":"Int J Comput Simulation, Special Issues on Simulation Software Development"},{"key":"70_CR3","doi-asserted-by":"crossref","unstructured":"M. Ade, R. Lauwereins and J.A. Peperstraete, \u201cHardware-software codesign with GRAPE,\u201d IEEE Int. Workshop on Rapid System Prototyping, 1995, pp. 40\u201347, June.","DOI":"10.1109\/IWRSP.1995.518569"},{"key":"70_CR4","unstructured":"The CAP Laboratory Seoul National University, \u201cPeaCE Users\u2019s Manual v.1.0.1,\u201d no. 4, July, 2005. http:\/\/peace.snu.ac.kr\/research\/peace ."},{"issue":"9","key":"70_CR5","doi-asserted-by":"crossref","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"E.A. Lee","year":"1987","unstructured":"E.A. Lee and D.G. Messerschmitt, \u201cSynchronous Data Flow,\u201d Proc. IEEE, vol. 75, no. 9, 1987, pp. 1235\u20131245, September.","journal-title":"Proc. IEEE"},{"key":"70_CR6","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1023\/B:VLSI.0000017002.91721.0e","volume":"37","author":"H. Oh","year":"2004","unstructured":"H. Oh and S. Ha, \u201cFractional Rate Dataflow Model for Efficient Code Synthesis,\u201d J. VLSI Signal Process, vol. 37, 2004, pp. 41\u201355, May.","journal-title":"J. VLSI Signal Process"},{"key":"70_CR7","unstructured":"G. De Micheli, \u201cSynthesis and Optimization of Digital Circuits,\u201d McGraw-Hill, 1994."},{"key":"70_CR8","doi-asserted-by":"crossref","unstructured":"J. Horstmannshoff and H. Meyr, \u201cOptimized System Synthesis of Complex RT Level Building Blocks from Multirate Dataflow Graphs,\u201d Proceedings of the 12th International Symposium on System Synthesis, 1999, pp. 38\u201343, Nov.","DOI":"10.1109\/ISSS.1999.814258"},{"key":"70_CR9","doi-asserted-by":"crossref","unstructured":"M.C. Williamson and E.A. Lee, \u201cSynthesis of Parallel Hardware Implementations from Synchronous Dataflow Graph Specifications,\u201d in 30th Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, California, USA, vol. 2, 1996, pp. 1340\u20131343, November.","DOI":"10.1109\/ACSSC.1996.599166"},{"key":"70_CR10","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1007\/s11265-006-7271-5","volume":"43","author":"J. McAllister","year":"2006","unstructured":"J. McAllister, R. Woods, R. Walke and D. Reilly, \u201cMultidimensional DSP Core Synthesis for FPGA,\u201d J. VLSI Signal Process, vol. 43, 2006, pp. 207\u2013221.","journal-title":"J VLSI Signal Process"},{"key":"70_CR11","doi-asserted-by":"crossref","first-page":"743","DOI":"10.1109\/92.974889","volume":"9","author":"L. Semeria","year":"2001","unstructured":"L. Semeria, K. Sato and G. De Micheli, \u201cSynthesis of Hardware Models in C with Pointers and Complex Data Structures,\u201d IEEE Transactions on VLSI Systems, vol. 9, 2001, pp. 743\u2013756, December.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"70_CR12","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1109\/43.908442","volume":"20","author":"L. Semeria","year":"2001","unstructured":"L. Semeria and G. De Micheli, \u201cResolution, Optimization, and Encoding of Pointer Variables for the Behavioral Synthesis from C,\u201d IEEE Trans Comput.-Aided Des Integr Circuits Syst, vol. 20, 2001, pp. 213\u2013233, Feb.","journal-title":"IEEE Trans. Comput.-Aided Des Integr Circuits Sys"},{"key":"70_CR13","doi-asserted-by":"crossref","unstructured":"N. Vanspauwen, E. Barros, S. Cavalcante and C. Valderrama, \u201cOn the Importance, Problems and Solutions of Pointer Synthesis,\u201d 15th Symposium on Integrated Circuits and Systems Design, 2002, pp. 317\u2013322, September.","DOI":"10.1109\/SBCCI.2002.1137677"},{"key":"70_CR14","doi-asserted-by":"crossref","unstructured":"F. Slomka, M. Dorfel and R. Munzenberger, \u201cGenerating Mixed Hardware\/Software systems from SDL Specifications,\u201d 9th International Symposium on Hardware\/Software Codesign, 2001, pp. 116\u2013121, April.","DOI":"10.1109\/HSC.2001.924661"},{"key":"70_CR15","doi-asserted-by":"crossref","unstructured":"O. Bringmann, W. Rosenstiel, A. Muth, G. Farber, F. Slomka and R. Hofmann, \u201cMixed Abstraction Level Hardware Synthesis from SDL for Rapid Prototyping,\u201d IEEE Int. Workshop on Rapid System Prototyping, 1999, pp. 114\u2013119, June.","DOI":"10.1109\/IWRSP.1999.779040"},{"key":"70_CR16","doi-asserted-by":"crossref","unstructured":"P. Zepter, T. Groker and H. Meyr, \u201cDigital receiver design using VHDL generation from data flow graphs,\u201d Proceedings of the 32nd ACM\/IEEE conference on Design Automation, 1995, pp. 228\u2013233.","DOI":"10.1145\/217474.217534"},{"key":"70_CR17","doi-asserted-by":"crossref","unstructured":"J. Horstmannshoff, T. Grotker and H. Meyr, \u201cMapping Multirate Dataflow to Complex RT Level Hardware Models,\u201d Proceedings of IEEE Iternational Conference on Application-Specific Systems, Architectures and Processors, 1997, pp. 283\u2013292, July.","DOI":"10.1109\/ASAP.1997.606834"},{"key":"70_CR18","unstructured":"J. Hortmannshoff, T. Grotker, H. Meyr, M. Wloka and K. Djigande, \u201cDSP System Synthesis: Integration of Reusable Building Blocks,\u201d Proceedings of international Conference On Signal Processing Applications and Technology, 1997"},{"key":"70_CR19","doi-asserted-by":"crossref","unstructured":"J. Dalcolmo, R. Lauwereins, M. Ade, \u201cCode Generation of Data Dominated DSP Applications for FPGA Targets,\u201d IEEE Int. Workshop on Rapid System Prototyping, 1998, pp. 162\u2013167.","DOI":"10.1109\/IWRSP.1998.676686"},{"key":"70_CR20","doi-asserted-by":"crossref","first-page":"35","DOI":"10.1109\/2.347998","volume":"28","author":"R. Lauwereins","year":"1995","unstructured":"R. Lauwereins, M. Engels, M. Ade and J.A. Peperstraete, \u201cGrape-II: A System-Level Prototyping Environment for DSP Applications,\u201d IEEE Computer, vol. 28, 1995, pp. 35\u201343, Feb.","journal-title":"IEEE Computer"},{"key":"70_CR21","doi-asserted-by":"crossref","unstructured":"M. Ade, R. Lauwereins and J.A. Peperstraete, \u201cData Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP\u2013FPGA Targets,\u201d Proceedings of the 34th conference on design automation, Anaheim, CA, 1997, pp. 64\u201369.","DOI":"10.1109\/DAC.1997.597118"},{"issue":"2","key":"70_CR22","doi-asserted-by":"crossref","first-page":"397","DOI":"10.1109\/78.485935","volume":"44","author":"G. Bilsen","year":"1996","unstructured":"G. Bilsen, M. Engels, R. Lauwereins and J. Peperstraete, \u201cCyclo-Static Dataflow,\u201d IEEE Trans. Signal Processing, vol. 44, no. 2, 1996, pp. 397\u2013408.","journal-title":"IEEE Trans. Signal Processing"},{"issue":"8","key":"70_CR23","doi-asserted-by":"crossref","first-page":"2064","DOI":"10.1109\/TSP.2002.800830","volume":"50","author":"P.K. Murthy","year":"2002","unstructured":"P. K. Murthy and E. A. Lee, \u201cMultidimensional Synchronous Dataflow,\u201d IEEE Trans. Signal Processing, vol. 50. no. 8, 2002, pp. 2064\u20132079.","journal-title":"IEEE Trans. Signal Processing"},{"key":"70_CR24","doi-asserted-by":"crossref","unstructured":"R. Sharp and A. Mycroft, \u201cA Higher-Level Language for Hardware Synthesis,\u201d 11th Advanced Research Working Conference on Correct Hardware Design and Verification Methods, vol. 2144 of LNCS, 2001.","DOI":"10.1007\/3-540-44798-9_20"},{"issue":"1","key":"70_CR25","first-page":"33","volume":"2","author":"S.S. Bhattacharyya","year":"1997","unstructured":"S.S. Bhattacharyya, P.K. Murthy and E.A. Lee, \u201cAPGAN and RPMC: Complementary Heuristics for Translating DSP Block Diagrams into Efficient Software Implementations,\u201d DAES, vol. 2, no. 1, 1997, pp. 33\u201360, January.","journal-title":"DAES"},{"key":"70_CR26","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1109\/92.894156","volume":"8","author":"W. Sung","year":"2000","unstructured":"W. Sung and S. Ha, \u201cMemory Efficient Software Synthesis Using Mixed Coding Style from Dataflow Graph,\u201d IEEE Transactions on VLSI Systems, vol. 8, 2000, pp. 522\u2013526, October.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"70_CR27","doi-asserted-by":"crossref","unstructured":"H. Jung and S. Ha, \u201cHardware Synthesis from Coarse Grained Dataflow Specification for Fast HW\/SW Cosynthesis,\u201d Proceedings of International Conference on Hardware\/Software Codesign and System Synthesis, Sweden, 2004, pp. 24\u201329.","DOI":"10.1145\/1016720.1016730"},{"key":"70_CR28","doi-asserted-by":"crossref","unstructured":"H. Oh and S. Ha, \u201cEfficient Code Synthesis from Extended Dataflow Graphs for Multimedia Applications,\u201d Proceedings of the 39th Conference on Design Automation, 2002, pp. 275\u2013280, June.","DOI":"10.1145\/513918.513990"},{"issue":"2","key":"70_CR29","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/989995.989999","volume":"9","author":"P.K. Murthy","year":"2004","unstructured":"P.K. Murthy and S.S. Bhattacharyya, \u201cBuffer Merging\u2014A Powerful Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications,\u201d ACM Transactions on Design Automation of Electronic Systems, vol. 9, no. 2, 2004, pp. 212\u2013237, April.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"70_CR30","doi-asserted-by":"crossref","unstructured":"H. Oh, N. Dutt, S. Ha, \u201cShift Buffering Technique for Automatic Code Synthesis from Synchronous Dataflow Graphs,\u201d CODES+ISSS\u201905, Sept. 19\u201321 2005, pp. 51\u201356.","DOI":"10.1145\/1084834.1084852"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0070-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0070-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0070-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,19]],"date-time":"2025-01-19T13:55:46Z","timestamp":1737294946000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0070-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7,10]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,7]]}},"alternative-id":["70"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0070-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2007,7,10]]}}}