{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T05:13:47Z","timestamp":1737522827934,"version":"3.33.0"},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,10,4]],"date-time":"2007-10-04T00:00:00Z","timestamp":1191456000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1007\/s11265-007-0101-6","type":"journal-article","created":{"date-parts":[[2007,10,3]],"date-time":"2007-10-03T17:10:40Z","timestamp":1191431440000},"page":"95-109","source":"Crossref","is-referenced-by-count":0,"title":["A Cost-effective VLD Architecture for MPEG-2 and AVS"],"prefix":"10.1007","volume":"52","author":[{"given":"Yanmei","family":"Qu","sequence":"first","affiliation":[]},{"given":"Shunliang","family":"Mei","sequence":"additional","affiliation":[]},{"given":"Yun","family":"He","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,10,4]]},"reference":[{"key":"101_CR1","unstructured":"ISO CD 11172, \u201cCoding of moving pictures and associated audio for digital storage media at up to about 1.5Mbit\/s,\u201d Nov. 1991."},{"key":"101_CR2","unstructured":"ISO\/IEC JTC1\/SC29 CD 13818-2, \u201cGeneric Coding of Moving Pictures and. Associated Video,\u201d Nov. 1993."},{"key":"101_CR3","unstructured":"AVS Video Expert Group, \u201cInformation Technology\u2014Advanced Audio Video Coding Standard Part 2: Video,\u201d in Audio Video Coding Standard Group of China (AVS), 2003, Dec. AVS-N1063, Dec."},{"key":"101_CR4","doi-asserted-by":"crossref","first-page":"306","DOI":"10.1109\/31.101323","volume":"38","author":"A. Mukherjee","year":"1991","unstructured":"A. Mukherjee, N. Ranganathan and M. Bassiouni, \u201cEfficient VLSI Design for Data Transformations of Tree-based Codes,\u201d IEEE Trans. Circuits Syst., vol. 38, 1991, pp. 306\u2013314.","journal-title":"IEEE Trans. Circuits Syst."},{"key":"101_CR5","doi-asserted-by":"crossref","first-page":"568","DOI":"10.1109\/82.257334","volume":"40","author":"H. Park","year":"1993","unstructured":"H. Park and V. K. Prasanna, \u201cArea Efficient VLSI Architectures for Huffman Coding,\u201d IEEE Trans. Circuits Syst., vol. 40, 1993, pp. 568\u2013575.","journal-title":"IEEE Trans. Circuits Syst"},{"key":"101_CR6","doi-asserted-by":"crossref","first-page":"439","DOI":"10.1109\/30.536141","volume":"42","author":"C.-T. Hsieh","year":"1996","unstructured":"C.-T. Hsieh and S. P. Kim, \u201cA Concurrent Memory-Efficient VLC Decoder for MPEG Applications,\u201d IEEE Trans. Consumer Electron., vol. 42, 1996, pp. 439\u2013446.","journal-title":"IEEE Trans. Consum Electron"},{"key":"101_CR7","doi-asserted-by":"crossref","unstructured":"Y. Fukuzawa, K. Hasegawa, H. Hanaki, E. Iwata and T. Yamazaki, \u201cA Programmable VLC Core Architecture For Video Compression DSP,\u201d Proc. IEEE SiPS \u201997 Design and Implementation (formerly VLSI SignalProcessing), 1997, pp. 469\u2013478, Nov.","DOI":"10.1109\/SIPS.1997.626321"},{"issue":"2","key":"101_CR8","doi-asserted-by":"crossref","first-page":"210","DOI":"10.1109\/76.905986","volume":"11","author":"B.-J. Shieh","year":"2001","unstructured":"B.-J. Shieh, Y.-S. Lee and C.-Y. Lee, \u201cA New Approach of Group-Based VLC Codec System with Full Table Programmability,\u201d IEEEE Trans. Circuits Syst. Video Technol., vol. 11, no. 2, 2001, pp.210\u2013221.","journal-title":"IEEEE Trans. Circuits Syst. Video Technol."},{"key":"101_CR9","unstructured":"L. Li and Y. He, \u201cDecoding Algorithms for RVLC\/VLC and their LSI Architecture,\u201d Picture Coding Symposium 2004, 2004, pp. 349\u2013353."},{"key":"101_CR10","doi-asserted-by":"crossref","unstructured":"C. Guanghua, M. Shiwei, L. Min, C. Jianlin and S. Yong, \u201cA Fast Variable-Length Decoder with Optimized Lookup Tables on FPGA,\u201d Proc. 7th Int Conf Solid-State Integr Circuits Technol, 18\u201321 Oct, vol. 3, 2004, pp. 1649\u20131652.","DOI":"10.1109\/ICSICT.2004.1435147"},{"issue":"6","key":"101_CR11","first-page":"428","volume":"29","author":"D. Xiao-gang","year":"1999","unstructured":"D. Xiao-gang, Q. Dong, H. Yin and Y. Bo, \u201cA VLSI Structure of Variable-Length Decoder Compatible with MPEG2 Standard,\u201d Microelectronics, vol. 29, no. 6, 1999, pp. 428\u2013431 (in Chinese).","journal-title":"Microelectronics"},{"key":"101_CR12","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1109\/76.109154","volume":"1","author":"S. M. Lei","year":"1991","unstructured":"S.M. Lei and M.T. Sun, \u201cAn entropy coding system for digital HDTV applications,\u201d IEEE Trans. Circuits Syst. Video Technol., vol. 1, 1991, pp. 147\u2013155.","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"101_CR13","unstructured":"M.T. Sun and S. M. Lei, \u201cA High-Speed Entropy Decoder for HDTV,\u201d in Proc. IEEE 1992 Custom Integrated Circuits Conference, 1992, pp. 26.3.1\u201326.3.4."},{"key":"101_CR14","doi-asserted-by":"crossref","unstructured":"D. Li, L. Yu and J. Dong, \u201cA Decoder Architecture for Advanced Video Coding Standard,\u201d SPIE Proc. of Visual Communications and Image Processing, 2005, pp. 2299\u20132308.","DOI":"10.1117\/12.633201"},{"key":"101_CR15","doi-asserted-by":"crossref","unstructured":"B. Sheng, W. Gao, D. Xie and D. Wu, \u201cAn Efficient VLSI Architecture of VLD for AVS HDTV Decoder,\u201d IEEE Trans. Consum. Electron., vol. 52, no. 2, 2006.","DOI":"10.1109\/TCE.2006.1649699"},{"key":"101_CR16","unstructured":"Y. Qu and Y. He, \u201cA Simple and Memory Efficient VLSI Architecture of CA-2D-VLC decoder for AVS,\u201d in Picture Coding Symposium 2006, 2006."},{"key":"101_CR17","first-page":"962","volume":"2","author":"W. Di","year":"2003","unstructured":"W. Di, G. Wen, H. Mingzeng and J. Zhenzhou, \u201cA VLSI architecture design of CAVLC decoder,\u201d Proc. 5th Int. Conf. ASIC, 21\u201324 Oct, vol. 2, 2003, pp. 962\u2013965,.","journal-title":"Proc. 5th Int. Conf. ASIC"},{"key":"101_CR18","doi-asserted-by":"crossref","unstructured":"J. Ikara, S. Vassiliadis, J. Takala and P. Liuha, \u201cMultiple-Symbol Parallel Decoding for Variable Length Codes,\u201d IEEE Trans. VLSI Syst., vol. 12, no.7, 2004.","DOI":"10.1109\/TVLSI.2004.825840"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0101-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0101-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0101-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T11:22:14Z","timestamp":1737458534000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0101-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10,4]]},"references-count":18,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,7]]}},"alternative-id":["101"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0101-6","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2007,10,4]]}}}