{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T05:09:13Z","timestamp":1737436153321,"version":"3.33.0"},"reference-count":19,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,8,16]],"date-time":"2007-08-16T00:00:00Z","timestamp":1187222400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image"],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1007\/s11265-007-0115-0","type":"journal-article","created":{"date-parts":[[2007,8,15]],"date-time":"2007-08-15T17:31:36Z","timestamp":1187199096000},"page":"69-80","source":"Crossref","is-referenced-by-count":2,"title":["Design of an H.264\/AVC Decoder with Memory Hierarchy and Line-Pixel-Lookahead"],"prefix":"10.1007","volume":"50","author":[{"given":"Tsu-Ming","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Yi","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,8,16]]},"reference":[{"key":"115_CR1","unstructured":"Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264 | ISO\/IEC 14496-10 AVC), May. 2003."},{"issue":"1","key":"115_CR2","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/76.660828","volume":"8","author":"S. Dutta","year":"1998","unstructured":"S. Dutta, W. Wolf and A. Wolfe, \u201cA Methodology to Evaluate Memory Architecture Design Tradeoffs for Video Signal Processors,\u201d IEEE Trans. Circuits Syst. Video Technol, vol. 8, no. 1, 1998, pp. 36\u201353, Feb.","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"115_CR3","unstructured":"S.T. Fu, D.F. Zucker and M.J. Flynn, \u201cMemory Hierarchy Synthesis of a Multimedia Embedded Processor,\u201d IEEE International Conference on Computer Design: VLSI in Computers and Processors, ICCD \u201996, pp. 176\u2013184, Oct. 1996."},{"issue":"1","key":"115_CR4","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1109\/JSSC.2006.886542","volume":"42","author":"T.-M. Liu","year":"2007","unstructured":"T.-M. Liu et al., \u201cA 125\u00a0\u03bcW, Fully Scalable MPEG-2 and H.264\/AVC Video Decoder for Mobile Applications,\u201d IEEE J. Solid-State Circuits, vol. 42, no. 1, 2007, pp. 161\u2013169, Jan.","journal-title":"IEEE J Solid-State Circuits"},{"key":"115_CR5","doi-asserted-by":"crossref","unstructured":"T.-M. Liu et al., \u201cAn 865-\u03bcW H.264\/AVC Video Decoder for Mobile Applications,\u201d IEEE Asian Solid-State Circuits Conference, 2005, pp. 301\u2013304, Nov.","DOI":"10.1109\/ASSCC.2005.251725"},{"key":"115_CR6","doi-asserted-by":"crossref","unstructured":"Y. Hu, A. Simpson, K. McAdoo and J. Cush, \u201cA high definition H.264\/AVC hardware video decoder core for multimedia SoC\u2019s,\u201d IEEE International Symposium on Consumer Electronics, 2004, pp. 385\u2013289, Sept.","DOI":"10.1109\/ISCE.2004.1375974"},{"key":"115_CR7","doi-asserted-by":"crossref","unstructured":"Y.-W. Huang et al., \u201cA 1.3TOPS H.264\/AVC Single-Chip Encoder for HDTV Applications,\u201d ISSCC Digest of Technical Papers, 2005, pp. 128\u2013129, Feb.","DOI":"10.1109\/ISSCC.2005.1493902"},{"key":"115_CR8","unstructured":"H.-Y. Kang et al., \u201cMPEG4 AVC\/H.264 Decoder with Scalable Bus Architecture and Dual Memory Controller,\u201d IEEE International Symposium on Circuits and Systems, 2004, pp. II-145\u2013II-148, May."},{"key":"115_CR9","doi-asserted-by":"crossref","unstructured":"C.-C. Lin et al., \u201cA 160kGate 4.5\u00a0kB SRAM H.264 Video Decoder for HDTV Applications,\u201d ISSCC Digest of Technical Papers, 2006, pp. 406\u2013407, Feb.","DOI":"10.1109\/ISSCC.2006.1696214"},{"key":"115_CR10","unstructured":"S.-H. Wang et al. \u201cA platform-based MPEG-4 advanced video coding (AVC) decoder with block level pipelining,\u201d IEEE International Conference on Joint Conference, 2003, pp. 15\u201318, Dec."},{"key":"115_CR11","unstructured":"T.-M. Liu, W.-P. Lee, T.-A. Lin and C.-Y. Lee, \u201cA Memory-Efficient-Deblocking Filter for H.264\/AVC Video Coding,\u201d IEEE International Symposium on Circuit and System (ISCAS\u201905), 2005, pp. 2140\u20132143, May."},{"key":"115_CR12","first-page":"693","volume":"1","author":"Y.-W. Huang","year":"2003","unstructured":"Y.-W. Huang, T.-W. Chen, B.-Y. Hsieh, T.-C. Wang, T.-H. Chang and L.-G. Chen, \u201cArchitecture Design for De-blocking Filter in H.264\/JVT\/AVC,\u201d Proc. IEEE Intl. Conf. on Multimedia and Expo., vol.1, 2003, pp. 693\u2013696, July.","journal-title":"Proc IEEE Intl Conf on Multimedia and Expo"},{"issue":"4","key":"115_CR13","doi-asserted-by":"crossref","first-page":"529","DOI":"10.1109\/92.736124","volume":"6","author":"S. Wuytack","year":"1998","unstructured":"S. Wuytack, J.-P. Diguet, V.M. Francky Catthoor and H.J. De Man, \u201cFormalized Methodology for Data Reuse Exploration for Low-Power Hierarchical Memory Mappings,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst, vol. 6, no 4, 1998 pp. 529\u2013537, Dec.","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"115_CR14","doi-asserted-by":"crossref","unstructured":"T.-M. Liu and C.-Y. Lee, \u201cMemory-Hierarchy-Based Power Reduction for H.264\/AVC Video Decoder,\u201d IEEE International Symposium on VLSI International Symposium on Design, Automation and Test (VLSI-DAT\u201906), 2006, pp. 247\u2013250, Apr.","DOI":"10.1109\/VDAT.2006.258171"},{"key":"115_CR15","doi-asserted-by":"crossref","unstructured":"J. M. Rabaey and M. Pedram, \u201cLow Power Design Methodologies,\u201d Kluwer Academic Publishers, 1995.","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"115_CR16","first-page":"378","volume":"4","author":"N.D. Zervas","year":"1999","unstructured":"N.D. Zervas, K. Masselo, O.G. Koufopavlou and C.E. Goutis, \u201cPower Exploration of Multimedia Applications Realization on Embedded Cores,\u201d IEEE Int. Symp. Circuits Syst., vol. 4, 1999, pp. 378\u2013381, June.","journal-title":"IEEE Int Symp Circuits Syst"},{"key":"115_CR17","unstructured":"L. Wang, K. Panusopone, R. Gandhi, Y. Yu and A. Luthra, \u201cInterlace coding tools for H.26L video coding\u201d, VCEG-O37, Pattaya, 2001, Dec."},{"key":"115_CR18","unstructured":"Micron\u00ae Technology Inc. MT48LC2M32B2 64Mb SDRAM. [Online Available]: http:\/\/www.micron.com\/products\/dram\/"},{"key":"115_CR19","unstructured":"Micron\u00ae Technology Inc. The Micron\u00ae System-Power Calculator: SDRAM. [Online Available]: http:\/\/www.micron. com\/products\/dram\/syscalc.html"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0115-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0115-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0115-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,20]],"date-time":"2025-01-20T10:52:26Z","timestamp":1737370346000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0115-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8,16]]},"references-count":19,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,1]]}},"alternative-id":["115"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0115-0","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2007,8,16]]}}}