{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T17:01:38Z","timestamp":1649178098545},"reference-count":10,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2007,10,4]],"date-time":"2007-10-04T00:00:00Z","timestamp":1191456000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1007\/s11265-007-0128-8","type":"journal-article","created":{"date-parts":[[2007,10,3]],"date-time":"2007-10-03T13:19:15Z","timestamp":1191417555000},"page":"127-135","source":"Crossref","is-referenced-by-count":4,"title":["Power-Aware Design of An 8-Bit Pipelining ANT-Based CLA Using Data Transition Detection"],"prefix":"10.1007","volume":"52","author":[{"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[]},{"given":"Gang-Neng","family":"Sung","sequence":"additional","affiliation":[]},{"given":"Pai-Li","family":"Liu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,10,4]]},"reference":[{"issue":"3","key":"128_CR1","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/BF02409398","volume":"7","author":"V.G. Oklobdzija","year":"1994","unstructured":"V.G. Oklobdzija, D. Villeger and T. Soulas, \u201cAn Integrated Multiplier for Complex Numbers,\u201d The Journal of VLSI Signal Processing, vol. 7, no. 3, Oct. 1994, pp. 213\u2013222.","journal-title":"The Journal of VLSI Signal Processing"},{"issue":"3","key":"128_CR2","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1023\/A:1008140025773","volume":"27","author":"R.V.K. Pillai","year":"2001","unstructured":"R.V.K. Pillai, D. Al-Khalili, A.J. Al-Khalili and S.Y.A. Shah, \u201cA Low Power Approach to Floating Point Adder Design for DSP Applications,\u201d The Journal of VLSI Signal Processing, vol. 27, no. 3, March 2001, pp. 195\u2013213.","journal-title":"The Journal of VLSI Signal Processing"},{"issue":"2","key":"128_CR3","doi-asserted-by":"crossref","first-page":"247","DOI":"10.1109\/4.488002","volume":"31","author":"M. Afghahi","year":"1996","unstructured":"M. Afghahi, \u201cA Robust Single Phase Clocking for Low Power, High-Speed VLSI Applications,\u201d IEEE J of Solid-State Circuits, vol. 31, no. 2, Feb. 1996, pp. 247\u2013253.","journal-title":"IEEE J Solid-State Circuits"},{"issue":"2","key":"128_CR4","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1109\/4.487999","volume":"31","author":"R.X. Gu","year":"1996","unstructured":"R.X. Gu and M.I. Elmasry, \u201cAll-N-Logic High-Speed True-Single-Phase Dynamic CMOS Logic,\u201d IEEE J Solid-State Circuits, vol. 31, no. 2, Feb. 1996, pp. 221\u2013229.","journal-title":"IEEE J Solid-State Circuits"},{"issue":"3","key":"128_CR5","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/4.494202","volume":"31","author":"R. Rogenmoser","year":"1996","unstructured":"R. Rogenmoser and Q. Huang, \u201cAn 800-MHz 1\u00a0mm CMOS Pipelined 8-b Adder Using True Phase Clocked Logic-Flip-Flops,\u201d IEEE J Solid-State Circuits, vol. 31, no. 3, Mar. 1996, pp. 401\u2013409.","journal-title":"IEEE J Solid-State Circuits"},{"key":"128_CR6","doi-asserted-by":"crossref","first-page":"693","DOI":"10.1109\/ISCAS.2003.1205658","volume":"1","author":"K. Sundaresan","year":"2003","unstructured":"K. Sundaresan, K.C. Brouse, K.U-Yen, F. Ayazi and P. E. Allen, \u201cA 7-MHz Process, Temperature And Supply Compensated Clock Oscillator in 0.25\u00a0\u03bcm CMOS,\u201d 2003 International Symposium on Circuits and Systems (ISCAS\u201903), vol. 1, May 2003, pp. 693\u2013696.","journal-title":"2003 International Symposium on Circuits and Systems (ISCAS\u201903)"},{"issue":"2","key":"128_CR7","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1109\/82.823541","volume":"47","author":"C.-C. Wang","year":"2000","unstructured":"C.-C. Wang, C.-J. Huang and K.-C. Tsai, \u201cA 1.0\u00a0GHz 0.6-\u03bcm 8-bit Carry Lookahead Adder Using PLA-Styled All-N-Transistor Logic,\u201d IEEE Trans of Circuits and Systems, Part II : Analog and Digital Signal Processing, vol. 47, no. 2, Feb. 2000, pp. 133\u2013135.","journal-title":"IEEE Trans of Circuits and Systems, Part II: Analog and Digital Signal Processing"},{"issue":"2","key":"128_CR8","doi-asserted-by":"crossref","first-page":"206","DOI":"10.1109\/4.551912","volume":"32","author":"Z. Wang","year":"1997","unstructured":"Z. Wang, G.A. Jullien, W.C. Miller, J. Wang and S.S. Bizzan, \u201cFast Adders Using Enhanced Multiple-Output Domino Logic,\u201d IEEE J Solid-State Circuits, vol. 32, no. 2, Feb. 1997, pp. 206\u2013214.","journal-title":"IEEE J Solid-State Circuits"},{"issue":"9","key":"128_CR9","doi-asserted-by":"crossref","first-page":"1208","DOI":"10.1109\/TCSI.2003.816339","volume":"50","author":"C.-C. Wang","year":"2003","unstructured":"C.-C. Wang, Y.-L. Tseng, P.-M. Lee, R.-C. Lee and C.-J. Huang, \u201cA 1.25\u00a0GHz 32-bit Tree-Structured Carry Lookahead Adder Using Modified ANT Logic,\u201d IEEE Trans on Circuits and Systems\u2014I Fundamental Theory and Applications, vol. 50, no. 9, Sep. 2003, pp. 1208\u20131216.","journal-title":"IEEE Trans on Circuits and Systems\u2014I Fundamental Theory and Applications"},{"issue":"6","key":"128_CR10","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1049\/ip-cdt:19982348","volume":"145","author":"C.-C. Wang","year":"1998","unstructured":"C.-C. Wang, C.-F. Wu and K.-C. Tsai, \u201cA 1.0\u00a0GHz 64-bit High-Speed Comparator Using ANT Dynamic Logic with Two-Phase Clocking,\u201d IEE Proceedings\u2014Computers and Digital Techniques, vol. 145, no. 6, Nov. 1998, pp. 433\u2013436.","journal-title":"IEE Proceedings\u2014Computers and Digital Techniques"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0128-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0128-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0128-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:26Z","timestamp":1559377166000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0128-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10,4]]},"references-count":10,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2008,8]]}},"alternative-id":["128"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0128-8","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,10,4]]}}}