{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T12:10:02Z","timestamp":1737461402464,"version":"3.33.0"},"reference-count":36,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2007,10,4]],"date-time":"2007-10-04T00:00:00Z","timestamp":1191456000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1007\/s11265-007-0132-z","type":"journal-article","created":{"date-parts":[[2007,10,3]],"date-time":"2007-10-03T17:21:07Z","timestamp":1191432067000},"page":"35-49","source":"Crossref","is-referenced-by-count":3,"title":["From Bit Level Systolic Arrays to HDTV Processor Chips"],"prefix":"10.1007","volume":"53","author":[{"given":"Roger F.","family":"Woods","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John V.","family":"McCanny","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John G.","family":"McWhirter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,10,4]]},"reference":[{"key":"132_CR1","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"J.W. Cooley","year":"1965","unstructured":"J.W. Cooley and J.W. Tukey, \u201cAn Algorithm for the Machine Calculation of Complex Fourier Series\u201d, Math. Comput. vol. 19, 1965, pp. 297\u2013301.","journal-title":"Math. Comput"},{"key":"132_CR2","unstructured":"H.T. Kung and C.E. Leiserson, \u201cSystolic Arrays (for VLSI) \u201d, in Sparse Matrix Proc. 1978, I.S. Duff and G.W. Stewart (Ed), Knoxville, Tennessee, Soc. For Ind. And Appl. Math., 1979, pp. 256\u2013282."},{"issue":"1","key":"132_CR3","doi-asserted-by":"crossref","first-page":"37","DOI":"10.1109\/MC.1982.1653825","volume":"15","author":"H.T. Kung","year":"1982","unstructured":"H.T. Kung, \u201cWhy Systolic Architectures?\u201d, Computer. vol. 15, no. 1, Jan 1982, pp. 37\u201346.","journal-title":"Computer"},{"key":"132_CR4","volume-title":"Introduction to VLSI Systems, Chapter 8","author":"C. Mead","year":"1979","unstructured":"C. Mead and L. Conway, \u201cIntroduction to VLSI Systems\u201d, Chapter 8, Addison-Wesley Longman Publishing Co., Inc. Boston, MA, USA, ISBN:0201043580,1979."},{"key":"132_CR5","doi-asserted-by":"crossref","unstructured":"J.V. McCanny and J.G. McWhirter, \u201cSome Systolic Array Developments in the UK\u201d, IEEE Computer\u2014Special issue on Systolic Arrays, July 1987, pp.51\u201363.","DOI":"10.1109\/MC.1987.1663620"},{"issue":"6","key":"132_CR6","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1049\/el:19820166","volume":"18","author":"J.V. McCanny","year":"1982","unstructured":"J.V. McCanny and J.G. McWhirter, \u201cImplementation of Signal Processing functions using one bit Systolic Arrays\u201d, Electron Lett, vol. 18, no. 6, 1982, pp. 241\u2013243.","journal-title":"Electron Lett"},{"key":"132_CR7","doi-asserted-by":"crossref","unstructured":"J.V. McCanny and J.G. McWhirter, \u201cBit Level Systolic Array for Matrix X Vector Multiplication\u201d, IEE Proc. Part G, no. 4, 1983, pp.125\u2013130.","DOI":"10.1049\/ip-g-1.1983.0023"},{"issue":"6","key":"132_CR8","first-page":"632","volume":"131","author":"J.V. McCanny","year":"1984","unstructured":"J.V. McCanny, J.G. McWhirter and KW Wood, \u201cOptimized Bit Level Systolic Array for Computing the Convolution Operation\u201d, IEE Proc. Pt F, vol. 131, no. 6, 1984, pp. 632\u2013637.","journal-title":"IEE Proc. Pt F"},{"key":"132_CR9","doi-asserted-by":"crossref","unstructured":"J.C. White, J.V. McCanny and A.P.H. McCabe, \u201cA High Speed CMOS\/SOS Implementation of a Bit Level Systolic Correlator\u201d, IEEE Int\u2019l Conf. on Acoust., Speech and Signal Proc., Tokyo, Japan, April 1986, pp. 1161\u20131164.","DOI":"10.1109\/ICASSP.1986.1168833"},{"issue":"1","key":"132_CR10","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1007\/BF00932062","volume":"1","author":"S.C. Knowles","year":"1989","unstructured":"S.C. Knowles, R.F. Woods, J.G. McWhirter and J.V. McCanny, \u201cBit-level Systolic Architectures for IIR filtering\u201d, J. VLSI Signal Process. vol. 1, no. 1, 1989, pp. 1\u201316.","journal-title":"J. VLSI Signal Process"},{"key":"132_CR11","doi-asserted-by":"crossref","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"EC-10","author":"A. Avizienis","year":"1961","unstructured":"A. Avizienis, \u201cSigned-Digit Number Representation for Fast Parallel Arithmetic\u201d, IRE Trans. Comput., vol. EC-10, 1961, pp. 389\u2013400.","journal-title":"IRE Trans. Comput."},{"key":"132_CR12","doi-asserted-by":"crossref","unstructured":"T.G. Noll, \u201cCarry-Save Arithmetic for High-Speed Digital Signal Processing\u201d, Proc. IEEE Int\u2019l Symp. on Circuits and Syst., New Orleans, USA, Vol. 2, May 1990, pp. 982\u2013986.","DOI":"10.1109\/ISCAS.1990.112267"},{"issue":"14","key":"132_CR13","doi-asserted-by":"crossref","first-page":"1135","DOI":"10.1049\/el:19950823","volume":"31","author":"B.P. McGovern","year":"1995","unstructured":"B.P. McGovern, R.F. Woods and C. McAllister, \u201cImproved Redundant Number System based Multiply-Accumulate Structure\u201d, IEE Elect. Lett., vol. 31, no. 14, 6th July 1995, pp. 1135\u20131136.","journal-title":"IEE Elect. Lett."},{"key":"132_CR14","doi-asserted-by":"crossref","unstructured":"R.F. Woods and J.V. McCanny, \u201cDesign of a High Performance First Order IIR Filter Chip\u201d IEE Proc. Part\u2014E, vol. 139, no. 3, pp. 195\u2013202.","DOI":"10.1049\/ip-e.1992.0031"},{"key":"132_CR15","doi-asserted-by":"crossref","unstructured":"O. McNally, J.V. McCanny and R.F. Woods, \u201cThe Design of a Very High Performance IIR filter chip\u201d, in Intl. Journal of High Speed Elect. and Systems, special issue on massively parallel systems, A Fettweis and P DeWilde (Eds), vol. 4, no. 1, March 1993, pp. 65\u201384.","DOI":"10.1142\/S0129156493000054"},{"key":"132_CR16","doi-asserted-by":"crossref","unstructured":"R.F. Woods, G. Floyd, K. Wood, J.V. McCanny and R.A. Evans, \u201cA Programmable High Performance IIR Filter Chip\u201d, IEE Proc.\u2014Circuits, Devices Syst, Part G, vol. 142, no. 3, June 1995, pp.179\u2013185.","DOI":"10.1049\/ip-cds:19951892"},{"issue":"11","key":"132_CR17","doi-asserted-by":"crossref","first-page":"1751","DOI":"10.1109\/JSSC.1996.542320","volume":"31","author":"C. Hui","year":"1996","unstructured":"C. Hui, T.J. Ding, J.V. McCanny and R.F. Woods, \u201cA 64-Point Fourier Transform Chip for Video Motion Compensation using Phase Correlation\u201d, IEEE Trans. on Solid State Circuits, vol.31, no. 11, Nov 1996, pp.1751\u20131761.","journal-title":"IEEE Trans. on Solid State Circuits"},{"issue":"2","key":"132_CR18","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1049\/ip-cds:19990120","volume":"146","author":"E. LeRiguer","year":"1999","unstructured":"E. LeRiguer, R.F. Woods, D. Ridge and J.V. McCanny, \u201cImage Processing chip for small object detection\u201d, IEE Proc. On Circuits, Devices and Systems, vol. 146, no. 2, April, 1999, pp. 49\u201354.","journal-title":"IEE Proc. On Circuits, Devices and Systems"},{"key":"132_CR19","volume-title":"VLSI Array Signal Processors","author":"S.Y. Kung","year":"1988","unstructured":"S.Y. Kung, \u201cVLSI Array Signal Processors\u201d, Prentice-Hall Int\u2019l., USA, 1988."},{"issue":"5","key":"132_CR20","doi-asserted-by":"crossref","first-page":"787","DOI":"10.1109\/29.56023","volume":"38","author":"J.V. McCanny","year":"1990","unstructured":"J.V. McCanny, J.G. McWhirter and S.Y. Kung, \u201cThe Use of Dependence Graphs In The Design of Bit Level Systolic Arrays\u201d, IEEE Trans. Acoust., Speech and Signal Proc., vol. 38, no. 5, May 1990, pp. 787\u2013793.","journal-title":"IEEE Trans. Acoust., Speech and Signal Proc"},{"issue":"8","key":"132_CR21","doi-asserted-by":"crossref","first-page":"971","DOI":"10.1109\/12.403713","volume":"44","author":"S.E. McQuillan","year":"1995","unstructured":"S.E. McQuillan and J.V. McCanny \u201cA Systematic Methodology for the design of recursive Digital Filters\u201d, IEEE Trans. on Computers, vol. 44, no. 8, Aug. 1995, pp. 971\u2013982.","journal-title":"IEEE Trans. on Computers"},{"issue":"1","key":"132_CR22","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1007\/s11265-005-4936-4","volume":"40","author":"H Blume","year":"2005","unstructured":"H Blume, HT Feldkaemper and TG Noll, \u201cModel Based Exploration of the Design Space for Heterogeneous Systems on Chip\u201d, J VLSI Signal Process, Springer Verlag, vol. 40, no.1 May 2005, pp. 19\u201334.","journal-title":"J VLSI Signal Process, Springer Verlag"},{"key":"132_CR23","doi-asserted-by":"crossref","unstructured":"J.V. McCanny, D. Ridge, Y. Hu and J. Hunter, \u201cHierarchical VHDL Libraries for DSP ASIC Design\u201d, Proc. IEEE Intl. Conf. on Acoustics Speech and Signal Processing, Munich, April 1997, pp. 675\u2013678.","DOI":"10.1109\/ICASSP.1997.599858"},{"issue":"7","key":"132_CR24","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1109\/TCSII.2004.829555","volume":"51","author":"S.Y. Yap","year":"2004","unstructured":"S.Y. Yap and J.V. McCanny, \u201cA VLSI Architecture for Variable Block Size Video Motion Estimation\u201d, IEEE Trans. Circuits and Systems, Part II, vol. 51, no. 7, July 2004, pp. 384\u2013389.","journal-title":"IEEE Trans. Circuits and Systems, Part II"},{"issue":"5","key":"132_CR25","doi-asserted-by":"crossref","first-page":"1371","DOI":"10.1109\/78.757224","volume":"47","author":"T.J. Ding","year":"1999","unstructured":"T.J. Ding, J.V. McCanny and Y. Hu, \u201cSynthesizable Architectures for VLSI FFT cores\u201d, IEEE Trans. on Signal Proc., vol. 47, no. 5, May 1999, pp. 1371\u20131381.","journal-title":"IEEE Trans. on Signal Proc."},{"issue":"6","key":"132_CR26","doi-asserted-by":"crossref","first-page":"1114","DOI":"10.1109\/TCSI.2004.829236","volume":"51","author":"S. Masud","year":"2004","unstructured":"S. Masud and J.V. McCanny, \u201cReusable Silicon IP Cores for Discrete Wavelet Transform Applications\u201d, IEEE Trans. Circuits and Systems, Part 1, vol. 51, no. 6, June 2004, pp. 1114 \u20131124.","journal-title":"IEEE Trans. Circuits and Systems, Part 1"},{"issue":"4","key":"132_CR27","doi-asserted-by":"crossref","first-page":"169","DOI":"10.1109\/TCSII.2003.810487","volume":"50","author":"Z Liu","year":"2003","unstructured":"Z Liu, JV McCanny, G Lightbody and R Walke \u201cGeneric SoC QR Array Processor for Adaptive Beamforming\u201d, IEEE Trans. Circuits and Systems, Part II, March 2003, vol.50, no. 4, April 2003, pp.169\u2013175.","journal-title":"IEEE Trans. Circuits and Systems, Part II, March 2003"},{"issue":"4","key":"132_CR28","doi-asserted-by":"crossref","first-page":"659","DOI":"10.1109\/TVLSI.2003.816142","volume":"11","author":"G. Lightbody","year":"2003","unstructured":"G. Lightbody, R.F. Woods and R.L. Walke, \u201cDesign of a Parameterisable Silicon Intellectual Property Core for QR-based RLS Filtering\u201d, IEEE Trans. on VLSI Systems, vol. 11, no. 4, Aug 2003, pp. 659\u2013678.","journal-title":"IEEE Trans. on VLSI Systems"},{"issue":"5","key":"132_CR29","doi-asserted-by":"crossref","first-page":"806","DOI":"10.1109\/TCAD.2005.855957","volume":"25","author":"Y. Yi","year":"2006","unstructured":"Y. Yi and R. Woods, \u201cHierarchical Synthesis of Complex DSP Functions Using IRIS\u201d, IEEE Trans. on Computer Aided Design, vol. 25, no. 5, May 2006, pp. 806\u2013820.","journal-title":"IEEE Trans. on Computer Aided Design"},{"issue":"1\u20132","key":"132_CR30","doi-asserted-by":"crossref","first-page":"113","DOI":"10.1023\/B:VLSI.0000047275.54691.be","volume":"39","author":"Y. Yi","year":"2005","unstructured":"Y. Yi, R. Woods, L.K. Ting and C.F.N. Cowan, \u201cHigh Speed FPGA-based implementations of Delayed-LMS filters\u201d, J VLSI Signal Process\u2014Special issue on SIPS02, vol. 39, no. 1\u20132, Jan\u2013Feb 2005, pp.113\u2013131.","journal-title":"J VLSI Signal Process\u2014Special issue on SIPS02"},{"issue":"2\u20133","key":"132_CR31","doi-asserted-by":"crossref","first-page":"207","DOI":"10.1007\/s11265-006-7271-5","volume":"43","author":"J. McAllister","year":"2006","unstructured":"J. McAllister and R. Woods, \u201cOverview of a Compiler for Rapid Implementation and Exploration of DSP systems on FPGA-based Heterogeneous Embedded Platforms\u201d, J VLSI Signal Process\u2014Special issue on Samos04, vol. 43, no. 2\u20133, June 2006, pp. 207\u2013221.","journal-title":"J VLSI Signal Process\u2014Special issue on Samos04"},{"key":"132_CR32","doi-asserted-by":"crossref","unstructured":"G. Keane, J.R. Spanier and R. Woods, \u201cLow-Power Design of Signal Processing systems using Characterization of silicon IP cores\u201d, 33rd Asilomar Conf. on Signals, Systems and Computers, Asilomar, USA, Oct. 1999, IEEE Computer Society, pp. 767\u2013771.","DOI":"10.1109\/ACSSC.1999.832432"},{"key":"132_CR33","doi-asserted-by":"crossref","unstructured":"J.E. Wilton, W. Luk and S.S. Ang, \u201cThe Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays\u201d, Proc. of FPL2004, Antwerp, Belgium, Aug 2004, pp. 719\u2013728.","DOI":"10.1007\/978-3-540-30117-2_73"},{"key":"132_CR34","doi-asserted-by":"crossref","unstructured":"S. Furber, \u201cFuture trends in SoC interconnect\u201d, IEEE Int\u2019l Symp. On VLSI Design, Automation and Test, Taiwan, 27\u201329 April 2005, pp. 295\u2013298.","DOI":"10.1109\/VDAT.2005.1500079"},{"key":"132_CR35","volume-title":"Low Power Digital Design","author":"A. Chandrakasan","year":"1996","unstructured":"A. Chandrakasan and R. Brodersen, \u201cLow Power Digital Design\u201d, Academic Publishers, Kluwer 1996."},{"key":"132_CR36","volume-title":"Unified Low-Power Design Flow for Data Dominated Multi-Media and Telecom Applications","author":"R. Woods","year":"2000","unstructured":"R. Woods et al. \u201cLow-power Regular Processor Synthesis Flow\u201d, in Unified Low-Power Design Flow for Data Dominated Multi-Media and Telecom Applications, F. Catthoor, (ed) Kluwer Academic Publishers, Boston, USA, 2000."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0132-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0132-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0132-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,21]],"date-time":"2025-01-21T11:21:59Z","timestamp":1737458519000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0132-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10,4]]},"references-count":36,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2008,11]]}},"alternative-id":["132"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0132-z","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2007,10,4]]}}}