{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,8]],"date-time":"2023-02-08T23:13:15Z","timestamp":1675897995662},"reference-count":16,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,10,4]],"date-time":"2007-10-04T00:00:00Z","timestamp":1191456000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image"],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1007\/s11265-007-0134-x","type":"journal-article","created":{"date-parts":[[2007,10,3]],"date-time":"2007-10-03T17:19:52Z","timestamp":1191431992000},"page":"23-37","source":"Crossref","is-referenced-by-count":5,"title":["Design Aspects of Multi-level Reconfigurable Architectures"],"prefix":"10.1007","volume":"51","author":[{"given":"Sebastian","family":"Lange","sequence":"first","affiliation":[]},{"given":"Martin","family":"Middendorf","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,10,4]]},"reference":[{"key":"134_CR1","doi-asserted-by":"crossref","unstructured":"A. Dandalis and V. K. Prasanna, \u201cConfiguration Compression for FPGA-Based Embedded Systems,\u201d in ACM Symposium on Field-Programmable Gate Arrays, 2001, pp. 171\u2013210.","DOI":"10.1145\/360276.360342"},{"issue":"8","key":"134_CR2","doi-asserted-by":"crossref","first-page":"1107","DOI":"10.1109\/43.775631","volume":"18","author":"S. Hauck","year":"1999","unstructured":"S. Hauck, Z. Li, and E. Schwabe, \u201cConfiguration Compression for the Xilinx XC6200 FPGA,\u201d IEEE Trans. on CAD of Integrated Circuits and Systems, vol. 18, no. 8, 1999, pp. 1107\u20131113.","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"134_CR3","first-page":"559","volume-title":"(Self-)Reconfigurable Finite State Machines: Theory and Implementation,\u201d in DATE \u201802: Proceedings of the Conference on Design, Automation and Test in Europe","author":"J. Teich","year":"2002","unstructured":"J. Teich and M. K\u00f6ster, \u201c(Self-)Reconfigurable Finite State Machines: Theory and Implementation,\u201d in DATE \u201802: Proceedings of the Conference on Design, Automation and Test in Europe,\u201d IEEE Computer Society, Washington, DC, USA, 2002, p. 559."},{"key":"134_CR4","doi-asserted-by":"crossref","unstructured":"R. P. S. Sidhu, S. Wadhwa, A. Mei, and V. K. Prasanna, \u201cA Self-Reconfigurable Gate Array Architecture,\u201d in FPL \u201800: Proceedings of The Roadmap to Reconfigurable Computing,\u201d 10th International Workshop on Field-Programmable Logic and Applications, Springer, London, UK, 2000, pp. 106\u2013120.","DOI":"10.1007\/3-540-44614-1_12"},{"key":"134_CR5","doi-asserted-by":"crossref","unstructured":"S. Wadhwa, and A. Dandalis, \u201cEfficient Self-reconfigurable Implementations Using on-chip Memory,\u201d in FPL \u201800: Proceedings of The Roadmap to Reconfigurable Computing,\u201d 10th International Workshop on Field-Programmable Logic and Applications, Springer, London, UK, 2000, pp. 443\u2013448.","DOI":"10.1007\/3-540-44614-1_47"},{"key":"134_CR6","doi-asserted-by":"crossref","unstructured":"K. Lee, and D. Wong, \u201cIncremental Reconfiguration of Multi-FPGA Systems,\u201d in ACM Symposium on Field Programmable Gate Arrays, 2002, pp. 206\u2013213.","DOI":"10.1145\/503048.503078"},{"issue":"6","key":"134_CR7","doi-asserted-by":"crossref","first-page":"743","DOI":"10.1016\/j.jpdc.2005.01.003","volume":"65","author":"S. Lange","year":"2005","unstructured":"S. Lange, and M. Middendorf, \u201cHyperreconfigurable Architectures and the Partition into Hypercontexts Problem,\u201d Journal of Parallel and Distributed Computing, vol. 65, no. 6, 2005, pp. 743\u2013754.","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"134_CR8","doi-asserted-by":"crossref","unstructured":"S. Lange, and M. Middendorf, \u201cMulti-level Reconfigurable Architectures in the Switch Model,\u201d in Proc. Reconfigurable Architectures Workshop (RAW 2006), 2006, p. 8.","DOI":"10.1109\/IPDPS.2006.1639461"},{"key":"134_CR9","doi-asserted-by":"crossref","unstructured":"S. Lange, and M. Middendorf, \u201cGranularity Aspects for the Design of Multi-level Reconfigurable Architectures,\u201d in IEEE International Conference on Field-Programmable Technology (FPT 2006), 2006, pp. 9\u201316.","DOI":"10.1109\/FPT.2006.270385"},{"key":"134_CR10","doi-asserted-by":"crossref","unstructured":"S. Shukla, N. W. Bergmann, and J. Becker, \u201cQuku: A Two-level Reconfigurable Architecture,\u201d in IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI), 2006, pp. 109\u2013116.","DOI":"10.1109\/ISVLSI.2006.76"},{"key":"134_CR11","first-page":"157","volume-title":"IEEE Symposium on FPGAs for Custom Computing Machines","author":"E. Mirsky","year":"1996","unstructured":"E. Mirsky, A. DeHon, \u201cMATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources,\u201d in IEEE Symposium on FPGAs for Custom Computing Machines, K. L. Pocek, J. Arnold (Eds.), IEEE Computer Society Press, Los Alamitos, CA, 1996, pp. 157\u2013166."},{"key":"134_CR12","doi-asserted-by":"crossref","unstructured":"S. Lange, M. Middendorf, \u201cOn the Design of Two-level Reconfigurable Architectures,\u201d in International Conference on Reconfigurable Computing and FPGAs (ReConFig 05), Puebla, Mexico, 2005, p. 8.","DOI":"10.1109\/RECONFIG.2005.26"},{"key":"134_CR13","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1145\/228370.228381","volume-title":"Entropy, Counting, and Programmable Interconnect,\u201d in FPGA \u201896: Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays","author":"A. DeHon","year":"1996","unstructured":"A. DeHon, \u201cEntropy, Counting, and Programmable Interconnect,\u201d in FPGA \u201896: Proceedings of the 1996 ACM Fourth International Symposium on Field-Programmable Gate Arrays, ACM, New York, NY, USA, 1996, pp. 73-79."},{"key":"134_CR14","unstructured":"M. R. Garey and D. S. Johnson, \u201cComputers and Intractability: A Guide to the Theory of NP-Completeness,\u201d Freeman, 1979."},{"issue":"3","key":"134_CR15","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1007\/s00453-007-0118-z","volume":"48","author":"J. Tan","year":"2007","unstructured":"J. Tan and L. Zhang, \u201cThe Consecutive Ones Submatrix Problem for Sparse Matrices,\u201d Algorithmica, vol. 48, no. 3, 2007, pp. 287\u2013299.","journal-title":"Algorithmica"},{"issue":"1","key":"134_CR16","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1137\/S0097539795285771","volume":"28","author":"J. E. Atkins","year":"1999","unstructured":"J. E. Atkins, E. G. Boman, and B. Hendrickson, \u201cA Spectral Algorithm for Seriation and the Consecutive Ones Problem,\u201d SIAM J. Comput., vol. 28, no. 1, 1999, pp. 297\u2013310.","journal-title":"SIAM J. Comput."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0134-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0134-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0134-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:26Z","timestamp":1559391566000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0134-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10,4]]},"references-count":16,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,4]]}},"alternative-id":["134"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0134-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,10,4]]}}}