{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T13:14:41Z","timestamp":1780665281946,"version":"3.54.1"},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,10,4]],"date-time":"2007-10-04T00:00:00Z","timestamp":1191456000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image"],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1007\/s11265-007-0136-8","type":"journal-article","created":{"date-parts":[[2007,10,3]],"date-time":"2007-10-03T18:29:30Z","timestamp":1191436170000},"page":"123-136","source":"Crossref","is-referenced-by-count":67,"title":["Power Signature Watermarking of IP Cores for FPGAs"],"prefix":"10.1007","volume":"51","author":[{"given":"Daniel","family":"Ziener","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2007,10,4]]},"reference":[{"key":"136_CR1","unstructured":"Xilinx, Inc., Next-Generation Virtex Family from Xilinx to Top One Billion Transistor Mark. 03131_nextgen.htm. Available at http:\/\/www.xilinx.com\/prs_rls\/silicon_vir\/ ."},{"key":"136_CR2","doi-asserted-by":"crossref","unstructured":"L. Boney, A. H. Tewfik, and K. N. Hamdy, \u201cDigital Watermarks for Audio Signals,\u201d in International Conference on Multimedia Computing and Systems, 1996, pp. 473\u2013480. Available at http:\/\/citeseer.ist.psu.edu\/boney96digital.html .","DOI":"10.1109\/MMCS.1996.535015"},{"key":"136_CR3","doi-asserted-by":"crossref","unstructured":"J. Lach, W. H. Mangione-Smith, and M. Potkonjak, \u201cSignature Hiding Techniques for FPGA Intellectual Property Protection,\u201d in Proceedings of ICCAD, 1998, pp. 186\u2013189. Available at http:\/\/citeseer.ist.psu.edu\/lach98signature.html .","DOI":"10.1145\/288548.288606"},{"key":"136_CR4","doi-asserted-by":"crossref","unstructured":"Kahng, Lach, Mangione-Smith, Mantik, Markov, Potkonjak, Tucker, Wang, and Wolfe, \u201cConstraint-based Watermarking Techniques for Design IP Protection,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 20, 2001. Available at http:\/\/citeseer.ist.psu.edu\/kahng01constraintbased.html.","DOI":"10.1109\/43.952740"},{"key":"136_CR5","doi-asserted-by":"crossref","unstructured":"D. Kirovski and M. Potkonjak, \u201cIntellectual Property Protection Using Watermarking Partial Scan Chains for Sequential Logic Test Generation,\u201d in Proceedings of ICCAD, 1998. Available at http:\/\/citeseer.ist.psu.edu\/218548.html .","DOI":"10.1145\/288548.288609"},{"key":"136_CR6","doi-asserted-by":"crossref","unstructured":"D. Kirovski, Y.-Y. Hwang, M. Potkonjak, and J. Cong, \u201cIntellectual Property Protection by Watermarking Combinational Logic Synthesis Solutions,\u201d in Proceedings of ICCAD, 1998, pp. 194\u2013198. Available at http:\/\/citeseer.ist.psu.edu\/article\/kirovski98intellectual.html .","DOI":"10.1145\/288548.288609"},{"key":"136_CR7","doi-asserted-by":"crossref","unstructured":"A. B. Kahng, S. Mantik, I. L. Markov, M. Potkonjak, P. Tucker, H. Wang, and G. Wolfe, \u201cRobust IP Watermarking Methodologies for Physical Design,\u201d in Design Automation Conference, 1998, pp. 782\u2013787. Available at http:\/\/citeseer.ist.psu.edu\/kahng98robust.html .","DOI":"10.1145\/277044.277241"},{"key":"136_CR8","doi-asserted-by":"crossref","unstructured":"D. Ziener, S. A\u00dfmus, and J. Teich, \u201cIdentifying FPGA IP-Cores Based on Lookup Table Content Analysis,\u201d in Proceedings of 16th International Conference on Field Programmable Logic and Applications, Madrid, Spain, Aug. 2006, pp. 481\u2013486.","DOI":"10.1109\/FPL.2006.311255"},{"key":"136_CR9","unstructured":"D. Ziener and J. Teich, \u201cEvaluation of Watermarking Methods for FPGA-based IP-cores,\u201d University of Erlangen-Nuremberg, Department of CS 12, Hardware-Software-Co-Design, Am Weichselgarten 3, D-91058 Erlangen, Germany, Tech. Rep. 01-2006, Mar. 2006."},{"key":"136_CR10","doi-asserted-by":"crossref","unstructured":"P. Kocher, J. Jaffe, and B. Jun, \u201cDifferential Power Analysis,\u201d Lect. Notes Comput. Sci., vol. 1666, pp. 388\u2013397, 1999. Available at http:\/\/citeseer.ist.psu.edu\/kocher99differential.html .","DOI":"10.1007\/3-540-48405-1_25"},{"key":"136_CR11","doi-asserted-by":"crossref","unstructured":"D. Agrawal, B. Archambeault, J. R. Rao, and P. Rohatgi, \u201cThe em Side-channel(s),\u201d in CHES \u201802: Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems, Springer, London, UK, 2003, pp. 29\u201345.","DOI":"10.1007\/3-540-36400-5_4"},{"key":"136_CR12","doi-asserted-by":"crossref","unstructured":"A. Chandrakasan, S. Sheng, and R. Brodersen, \u201cLow-Power CMOS Digital Design,\u201d 1992. Available at http:\/\/citeseer.ist.psu.edu\/chandrakasan95low.html .","DOI":"10.1109\/4.126534"},{"key":"136_CR13","doi-asserted-by":"crossref","unstructured":"L. Shang, A. S. Kaviani, and K. Bathala, \u201cDynamic power consumption in Virtex-II FPGA family,\u201d in FPGA \u201802: Proceedings of the 2002 ACM\/SIGDA tenth international symposium on Field-programmable gate arrays, ACM Press, New York, NY, USA, 2002, pp. 157\u2013164.","DOI":"10.1145\/503048.503072"},{"key":"136_CR14","unstructured":"Xilinx, Inc., Virtex-II Platform FPGAS: Complete Data Sheet. ds031.pdf. Available at http:\/\/direct.xilinx.com\/bvdocs\/publications ."},{"key":"136_CR15","unstructured":"Digilent, Inc., Spartan-3 Board. S3BOARD.cfm. Available at http:\/\/www.digilentinc.com\/info ."},{"key":"136_CR16","unstructured":"Opencores.org., Basic DES Crypto Core: Overview. Available at http:\/\/www.opencores.org\/projects.cgi\/web\/basicdes ."},{"key":"136_CR17","volume-title":"JPEG 2000: Image Compression Fundamentals, Standards and Practice","author":"D. S. Taubman","year":"2001","unstructured":"D. S. Taubman and M. W. Marcellin, \u201cJPEG 2000: Image Compression Fundamentals, Standards and Practice,\u201d Kluwer, Norwell, MA, USA, 2001."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0136-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0136-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0136-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T09:36:57Z","timestamp":1684057017000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0136-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10,4]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,4]]}},"alternative-id":["136"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0136-8","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,10,4]]}}}