{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,18]],"date-time":"2025-04-18T14:03:19Z","timestamp":1744984999971},"reference-count":39,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,9,13]],"date-time":"2007-09-13T00:00:00Z","timestamp":1189641600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J VLSI Sign Process Syst Sign Im"],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1007\/s11265-007-0137-7","type":"journal-article","created":{"date-parts":[[2007,9,12]],"date-time":"2007-09-12T20:10:25Z","timestamp":1189627825000},"page":"31-50","source":"Crossref","is-referenced-by-count":7,"title":["Algebraic Methods for Optimizing Constant Multiplications in Linear Systems"],"prefix":"10.1007","volume":"49","author":[{"given":"Anup","family":"Hosangadi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farzan","family":"Fallah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,9,13]]},"reference":[{"issue":"1","key":"137_CR1","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/43.739059","volume":"18","author":"R. Pasko","year":"2000","unstructured":"R. Pasko, P. Schaumont, V. Derudder, V. Vernalde, and D. Durackova, \u201cA New Algorithm for Elimination of Common Subexpressions,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst, vol. 18, no. 1, 2000, pp. 58\u201368.","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst"},{"key":"137_CR2","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1109\/92.863621","volume":"8","author":"H.T. Nguyen","year":"2000","unstructured":"H.T. Nguyen and A. Chatterjee, \u201cNumber-Splitting with Shift-and-Add Decomposition for Power and Hardware Optimization in Linear DSP Synthesis,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 8, 2000, pp. 419\u2013424.","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"137_CR3","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/43.486662","volume":"15","author":"M. Potkonjak","year":"1996","unstructured":"M. Potkonjak, M.B. Srivastava, and A.P. Chandrakasan, \u201cMultiple Constant Multiplications: Efficient and Versatile Framework and Algorithms for Exploring Common Subexpression Elimination,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 15, no. 2, 1996, pp. 151\u2013165.","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"8","key":"137_CR4","doi-asserted-by":"crossref","first-page":"770","DOI":"10.1109\/82.959867","volume":"48","author":"H.-J. Kang","year":"2001","unstructured":"H.-J. Kang, H. Kim, and I.-C. Park, \u201cFIR Filter Synthesis Algorithms for Minimizing the Delay and the Number of Adders,\u201d IEEE Trans. Circuits Syst., vol. 48, no. 8, 2001, pp. 770\u2013777.","journal-title":"IEEE Trans. Circuits Syst."},{"key":"137_CR5","doi-asserted-by":"crossref","first-page":"1525","DOI":"10.1109\/TCAD.2002.804374","volume":"21","author":"I.-C. Park","year":"2002","unstructured":"I.-C. Park and H.-J. Kang, \u201cDigital Filter Synthesis Based on an Algorithm to Generate all Minimal Signed Digit Representations,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, 2002, pp. 1525\u20131529.","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"137_CR6","doi-asserted-by":"crossref","first-page":"1760","DOI":"10.1109\/TSP.2004.827177","volume":"52","author":"H. Choo","year":"2004","unstructured":"H. Choo, K. Muhammad, and K. Roy, \u201cComplexity Reduction of Digital Filters Using Shift Inclusive Differential Coefficients,\u201d IEEE Trans. Signal Process., vol. 52, 2004, pp. 1760\u20131772.","journal-title":"IEEE Trans. Signal Process."},{"key":"137_CR7","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1109\/43.980259","volume":"21","author":"K. Muhammad","year":"2002","unstructured":"K. Muhammad and K. Roy, \u201cA Graph Theoretic Approach for Synthesizing Very Low-Complexity High-Speed Digital Filters,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 21, 2002, pp. 204\u2013216.","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"137_CR8","doi-asserted-by":"crossref","first-page":"196","DOI":"10.1109\/TCSII.2002.1013866","volume":"49","author":"M. Martinez-Peiro","year":"2002","unstructured":"M. Martinez-Peiro, E.I. Boemo, and L. Wanhammar, \u201cDesign of High-Speed Multiplierless Filters Using a Nonrecursive Signed Common Subexpression Algorithm,\u201d IEEE Trans. Circuits Syst., 2 Analog Digit. Signal Process., vol. 49, 2002, pp. 196\u2013203.","journal-title":"IEEE Trans. Circuits Syst., 2 Analog Digit. Signal Process."},{"key":"137_CR9","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/82.539000","volume":"43","author":"R.I. Hartley","year":"1996","unstructured":"R.I. Hartley, \u201cSubexpression Sharing in Filters Using Canonic Signed Digit Multipliers,\u201d IEEE Trans. Circuits Syst., 2 Analog Digit. Signal Process., vol. 43, 1996, pp. 677\u2013688.","journal-title":"IEEE Trans. Circuits Syst., 2 Analog Digit. Signal Process."},{"key":"137_CR10","unstructured":"S.S. Muchnick, \u201cAdvanced Compiler Design and Implementation,\u201d Morgan Kaufmann Publishers, 1997."},{"key":"137_CR11","doi-asserted-by":"crossref","first-page":"701","DOI":"10.1002\/(SICI)1097-024X(199706)27:6<701::AID-SPE104>3.0.CO;2-0","volume":"27","author":"P. Briggs","year":"1997","unstructured":"P. Briggs, K.D. Cooper, and L.T. Simpson, \u201cValue Numbering,\u201d Softw. Pract. Exp., vol. 27, 1997, pp. 701\u2013724.","journal-title":"Softw. Pract. Exp."},{"key":"137_CR12","doi-asserted-by":"crossref","first-page":"603","DOI":"10.1145\/504709.504710","volume":"23","author":"K.D. Cooper","year":"2001","unstructured":"K.D. Cooper, L.T. Simpson, and C.A. Vick, \u201cOperator Strength Reduction,\u201d ACM Trans. Program. Lang. Syst., vol. 23, 2001, pp. 603\u2013625.","journal-title":"ACM Trans. Program. Lang. Syst."},{"key":"137_CR13","doi-asserted-by":"crossref","unstructured":"P. Briggs and K.D. Cooper, \u201cEffective Partial Redundancy Elimination,\u201d presented at the ACM SIGPLAN conference on Programming Languages Design and Implementation (PLDI), Orlando, Florida, 1994.","DOI":"10.1145\/178243.178257"},{"key":"137_CR14","unstructured":"A. Hosangadi, F. Fallah, and R. Kastner, \u201cFactoring and Eliminating Polynomial Expressions in Polynomial Expressions,\u201d presented at the International Conference on Computer Aided Design (ICCAD), San Jose, CA, 2004."},{"key":"137_CR15","doi-asserted-by":"crossref","unstructured":"A. Hosangadi, F. Fallah, and R. Kastner, \u201cEnergy Efficient Hardware Synthesis of Polynomial Expressions,\u201d presented at the International Conference on VLSI Design, Kolkata, India, 2005.","DOI":"10.1109\/ICVD.2005.90"},{"key":"137_CR16","doi-asserted-by":"crossref","unstructured":"A. Hosangadi, F. Fallah, and R. Kastner, \u201cCommon Subexpression Involving Multiple Variables for Linear DSP Synthesis,\u201d presented at the IEEE International conference on Application Specific Architectures and Processors (ASAP), Galveston, TX, 2004.","DOI":"10.1109\/ASAP.2004.1342471"},{"key":"137_CR17","doi-asserted-by":"crossref","unstructured":"A. Hosangadi, F. Fallah, and R. Kastner, \u201cReducing Hardware Complexity of Linear DSP Systems by Iteratively Eliminating Two Term Common Subexpressions,\u201d presented at the IEEE\/ACM Asia South Pacific Design Automation Conference (ASP-DAC), Shanghai, China, 2005.","DOI":"10.1109\/ASPDAC.2005.1466219"},{"key":"137_CR18","doi-asserted-by":"crossref","unstructured":"A. Peymandoust and G.D. Micheli, \u201cUsing Symbolic Algebra in Algorithmic Level DSP Synthesis,\u201d presented at the Design Automation Conference, 2001.","DOI":"10.1145\/378239.378485"},{"key":"137_CR19","doi-asserted-by":"crossref","unstructured":"A. Peymandoust, T. Simunic, and G.D. Micheli, \u201cLow Power Embedded Software Optimization Using Symbolic Algebra,\u201d Proceedings of the Design Automation and Test in Europe Conference, 2002, pp. 1052\u20131058.","DOI":"10.1109\/DATE.2002.998432"},{"key":"137_CR20","volume-title":"Preliminary Discussion of the Logical Design of an Electronic Computing Instrument","author":"A.W. Burke","year":"1947","unstructured":"A.W. Burke, H. Goldstine, and J.V. Neumann, \u201cPreliminary Discussion of the Logical Design of an Electronic Computing Instrument,\u201d Institute of Advanced Studies, Princeton, 1947."},{"key":"137_CR21","volume-title":"Study of Arithmetic Recoding with Applications in Multiplication and Division","author":"J.O. Penhollow","year":"1962","unstructured":"J.O. Penhollow, \u201cStudy of Arithmetic Recoding with Applications in Multiplication and Division,\u201d University of Illinois, Urbana, 1962."},{"key":"137_CR22","unstructured":"D.E. Knuth, \u201cThe Art of Computer Programming\u201d, vol. 2: Seminumerical algorithms, 2nd ed, Addison-Wesley, 1981."},{"key":"137_CR23","doi-asserted-by":"crossref","unstructured":"M. Mehendale, S.D. Sherlekar, and G. Venkatesh, \u201cSynthesis of Multiplier-Less FIR Filters with Minimum Number of Additions,\u201d presented at the ICCAD, 1995.","DOI":"10.1109\/ICCAD.1995.480201"},{"issue":"4","key":"137_CR24","doi-asserted-by":"crossref","first-page":"423","DOI":"10.1109\/92.250189","volume":"1","author":"A. Chatterjee","year":"1993","unstructured":"A. Chatterjee, R.K. Roy, and M.A. D\u2019abreu, \u201cGreedy Hardware Optimization for Linear Digital Circuits using Number Splitting and Refactorization,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 1, no. 4, 1993, pp. 423\u2013431.","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"137_CR25","doi-asserted-by":"crossref","unstructured":"H. Nguyen and A. Chatterjee, \u201cOPTIMUS: A New Program for OPTIMizing Linear Circuits with Number-Splitting and Shift-and-Add Decomposition,\u201d presented at the Sixteenth International Conference on Advanced Research in VLSI, 1995.","DOI":"10.1109\/ARVLSI.1995.515625"},{"key":"137_CR26","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1049\/ip-g-2.1991.0066","volume":"138","author":"D.R. Bull","year":"1991","unstructured":"D.R. Bull and D.H. Horrocks, \u201cPrimitive Operator Digital Filters,\u201d Proc. Inst. Electr. Eng. G Circuits, Devices, Syst., vol. 138, 1991, pp. 401\u2013412.","journal-title":"Proc. Inst. Electr. Eng. G Circuits, Devices, Syst."},{"key":"137_CR27","doi-asserted-by":"crossref","first-page":"569","DOI":"10.1109\/82.466647","volume":"42","author":"A.G. Dempster","year":"1995","unstructured":"A.G. Dempster and M.D. Macleod, \u201cUse of Minimum-Adder Multiplier Blocks in FIR Digital Filters,\u201d IEEE Trans. Circuits Syst., 2 Analog Digit. Signal Process., vol. 42, 1995, pp. 569\u2013577.","journal-title":"IEEE Trans. Circuits Syst., 2 Analog Digit. Signal Process."},{"issue":"6","key":"137_CR28","doi-asserted-by":"crossref","first-page":"1062","DOI":"10.1109\/TCAD.1987.1270347","volume":"6","author":"A.S. Vincentelli","year":"1987","unstructured":"A.S. Vincentelli, A. Wang, R.K. Brayton, and R. Rudell, \u201cMIS: Multiple Level Logic Optimization System,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 6, no. 6, 1987, pp. 1062\u20131081.","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"137_CR29","doi-asserted-by":"crossref","unstructured":"V. Bertacco and M. Damiani, \u201cThe Disjunctive Decomposition of Logic Functions,\u201d presented at the Computer-Aided Design, 1997. Digest of Technical Papers., 1997 IEEE\/ACM International Conference on, 1997.","DOI":"10.1109\/ICCAD.1997.643371"},{"key":"137_CR30","doi-asserted-by":"crossref","unstructured":"R.K. Brayton, R. Rudell, A.S. Vincentelli, and A.Wang, \u201cMulti-Level Logic Optimization and the Rectangular Covering Problem,\u201d presented at the International Conference on Compute Aided Design, 1987.","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"137_CR31","doi-asserted-by":"crossref","first-page":"778","DOI":"10.1109\/43.137523","volume":"11","author":"J. Rajski","year":"1992","unstructured":"J. Rajski and J. Vasudevamurthy, \u201cThe Testability-Preserving Concurrent Decomposition and Factorization of Boolean Expressions,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 11, 1992, pp. 778\u2013793.","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"137_CR32","doi-asserted-by":"crossref","unstructured":"P.F. Flores, J.C. Monteiro, and E.C. Costa, \u201cAn Exact Algorithm for the Maximal Sharing of Partial Terms in Multiple Constant Multiplications,\u201d presented at the International Conference on Computer Aided Design (ICCAD), San Jose, CA, 2005.","DOI":"10.1109\/ICCAD.2005.1560032"},{"key":"137_CR33","unstructured":"R. Rudell, \u201cLogic Synthesis for VLSI Design,\u201d Ph.D. Thesis, University of California, Berkeley, 1989."},{"key":"137_CR34","doi-asserted-by":"crossref","unstructured":"R.K. Brayton, G.D. Hachtel, C.T. McMullen, and A.S. Vincentelli, \u201cLogic Minimization Algorithms for VLSI Synthesis,\u201d Kluwer, 1984.","DOI":"10.1007\/978-1-4613-2821-6"},{"key":"137_CR35","doi-asserted-by":"crossref","unstructured":"J. Vasudevamurthy and J. Rajski, \u201cA Method for Concurrent Decomposition and Factorization of Boolean Expressions,\u201d presented at the Computer-Aided Design, 1990. ICCAD-90. Digest of Technical Papers., 1990 IEEE International Conference on, 1990.","DOI":"10.1109\/ICCAD.1990.129967"},{"key":"137_CR36","doi-asserted-by":"crossref","unstructured":"A. Nicolau and R. Potasman, \u201cIncremental Tree Height Reduction for High Level Synthesis,\u201d presented at the Design Automation Conference, 1991. 28th ACM\/IEEE, 1991.","DOI":"10.1145\/127601.127767"},{"key":"137_CR37","doi-asserted-by":"crossref","unstructured":"M. Potkonjak, S. Dey, Z. Iqbal, and A.C. Parker, \u201cHigh Performance Embedded System Optimization Using Algebraic and Generalized Retiming Techniques,\u201d presented at the Computer Design: VLSI in Computers and Processors, 1993. ICCD \u201993. Proceedings., 1993 IEEE International Conference on, 1993.","DOI":"10.1109\/ICCD.1993.393326"},{"key":"137_CR38","unstructured":"A. Hosangadi, F. Fallah, and R. Kastner, \u201cSimultaneous Optimization of Delay and Number of Operations in Multiplierless Implementation of Linear Systems,\u201d presented at the International Workshop of Logic and Synthesis (IWLS), Lake Arrowhead, CA, 2005."},{"key":"137_CR39","unstructured":"S.K. Mitra, \u201cDigital Signal Processing: A computer based approach,\u201d 2nd ed, McGraw-Hill, 2001."}],"container-title":["The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0137-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0137-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0137-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,14]],"date-time":"2023-05-14T03:58:59Z","timestamp":1684036739000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0137-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,9,13]]},"references-count":39,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2007,10]]}},"alternative-id":["137"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0137-7","relation":{},"ISSN":["0922-5773","1573-109X"],"issn-type":[{"value":"0922-5773","type":"print"},{"value":"1573-109X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,9,13]]}}}