{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T19:15:54Z","timestamp":1720206954447},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,10,4]],"date-time":"2007-10-04T00:00:00Z","timestamp":1191456000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image"],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1007\/s11265-007-0141-y","type":"journal-article","created":{"date-parts":[[2007,10,3]],"date-time":"2007-10-03T18:29:00Z","timestamp":1191436140000},"page":"57-76","source":"Crossref","is-referenced-by-count":16,"title":["Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays"],"prefix":"10.1007","volume":"51","author":[{"given":"Edmund","family":"Lee","sequence":"first","affiliation":[]},{"given":"Guy","family":"Lemieux","sequence":"additional","affiliation":[]},{"given":"Shahriar","family":"Mirabbasi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,10,4]]},"reference":[{"key":"141_CR1","unstructured":"G. Lemieux, E. Lee, M. Tom, and A. Yu, \u201cDirectional and Single-Driver Wiring in FPGA Interconnect,\u201d in International Conference on Field-Programmable Technology, Dec. 2004."},{"key":"141_CR2","doi-asserted-by":"crossref","unstructured":"M. Lin, A. El Gamal, Y.-C. Lu, and S. Wong, \u201cPerformance Benefits of Monolithically Stacked 3D-FPGA,\u201d in International Symposium on FPGAs, Feb. 2006, pp. 113\u2013122.","DOI":"10.1145\/1117201.1117219"},{"key":"141_CR3","doi-asserted-by":"crossref","unstructured":"D. Lewis et al, \u201cThe Stratix II Logic and Routing Architecture,\u201d in International Symposium on FPGAs, Feb. 2005, pp. 14\u201320.","DOI":"10.1145\/1046192.1046195"},{"key":"141_CR4","doi-asserted-by":"crossref","unstructured":"V. Adler and E. G. Friedman, \u201cRepeater Insertion to Reduce Delay and Power in RC Tree Structures,\u201d in Conference on Signals, Systems & Computers, Nov. 1997, pp. 749\u2013752.","DOI":"10.1109\/ACSSC.1997.680544"},{"issue":"10","key":"141_CR5","doi-asserted-by":"crossref","first-page":"1515","DOI":"10.1109\/81.886981","volume":"47","author":"V. Adler","year":"2000","unstructured":"V. Adler and E. G. Friedman, \u201cUniform Repeater Insertion in RC Trees,\u201d IEEE Trans. Circuits Syst. I, vol. 47, no. 10, 2000, pp. 1515\u20131524.","journal-title":"IEEE Trans. Circuits Syst. I"},{"issue":"5","key":"141_CR6","doi-asserted-by":"crossref","first-page":"607","DOI":"10.1109\/82.673643","volume":"45","author":"V. Adler","year":"1998","unstructured":"V. Adler and E. G. Friedman, \u201cRepeater Design to Reduce Delay and Power in Resistive Interconnect,\u201d IEEE Trans. Circuits Syst. II, vol. 45, no. 5, 1998, pp. 607\u2013616.","journal-title":"IEEE Trans. Circuits Syst. II"},{"issue":"6","key":"141_CR7","doi-asserted-by":"crossref","first-page":"1140","DOI":"10.1109\/TCAD.2005.855889","volume":"25","author":"C. J. Alpert","year":"2006","unstructured":"C. J. Alpert, J. Hu, S. S. Sapatnekar, and C. N. Sze, \u201cAccurate Estimation of Global Buffer Delay Within a Floorplan,\u201d IEEE Trans. Comput.-Aided Des., vol. 25, no. 6, 2006, pp. 1140\u20131146.","journal-title":"IEEE Trans. Comput.-Aided Des."},{"issue":"11","key":"141_CR8","doi-asserted-by":"crossref","first-page":"2001","DOI":"10.1109\/TED.2002.804706","volume":"49","author":"K. Banerjee","year":"2002","unstructured":"K. Banerjee and A. Mehrotra, \u201cA Power-Optimal Repeater Insertion Methodology for Global Interconnects in Nanometer Designs,\u201d IEEE Trans. Electron. Devices, vol. 49, no. 11, 2002, pp. 2001\u20132007.","journal-title":"IEEE Trans. Electron. Devices"},{"issue":"1","key":"141_CR9","doi-asserted-by":"crossref","first-page":"32","DOI":"10.1109\/4.65707","volume":"26","author":"S. Dhar","year":"1991","unstructured":"S. Dhar and M. A. Franklin, \u201cOptimum Buffer Circuits for Driving Long Uniform Lines,\u201d IEEE J. Solid-State Circuits, vol. 26, no. 1, 1991, pp. 32\u201341.","journal-title":"IEEE J. Solid-State Circuits"},{"key":"141_CR10","doi-asserted-by":"crossref","unstructured":"R. H. J. M. Otten, \u201cGlobal Wires: Harmful?,\u201d in International Symposium on Physical Design, April 1998, pp. 104\u2013109.","DOI":"10.1145\/274535.274550"},{"key":"141_CR11","doi-asserted-by":"crossref","unstructured":"L. van Ginneken, \u201cBuffer Placement in Distributed RC-tree Networks for Minimal Elmore Delay,\u201d IEEE International Symposium on Circuits and Systems, May 1990, pp. 865\u2013868.","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"141_CR12","doi-asserted-by":"crossref","unstructured":"N. Nassif, M. P. Desai, and D. H. Hall, \u201cRobust Elmore Delay models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor,\u201d in Design Automation Conference, 1998, pp. 230\u2013235.","DOI":"10.1145\/277044.277104"},{"key":"141_CR13","doi-asserted-by":"crossref","unstructured":"V. Betz and J. Rose, \u201cCircuit Design, Transistor Sizing and Wire Layout of FPGA Interconnect,\u201d in IEEE Custom Integrated Circuits Conference, May 1999, pp. 171\u2013174.","DOI":"10.1109\/CICC.1999.777267"},{"key":"141_CR14","doi-asserted-by":"crossref","unstructured":"V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs: Kluwer, 1999.","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"141_CR15","doi-asserted-by":"crossref","unstructured":"G. Lemieux and D. Lewis, Design of Interconnection Networks for Programmable Logic, Kluwer, 2004.","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"141_CR16","doi-asserted-by":"crossref","unstructured":"G. Lemieux and D. Lewis, \u201cCircuit Design of Routing Switches,\u201d in International Symposium on FPGAs, Feb. 2002, pp. 19\u201328.","DOI":"10.1145\/503048.503052"},{"key":"141_CR17","unstructured":"S. Sood, M. Greenstreet, and R. Saleh, \u201cA Novel Distributed and Interleaved FIFO for Source-synchronous Interconnect,\u201d VLSI Design and Test Symposium, Goa, India, Aug. 2006."},{"key":"141_CR18","doi-asserted-by":"crossref","unstructured":"E. Lee, Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays, Masters thesis, Dept. of ECE, University of British Columbia, June 2006.","DOI":"10.1109\/FPT.2006.270299"},{"key":"141_CR19","doi-asserted-by":"crossref","unstructured":"S. Sivaswamy, G. Wang, C. Ababei, K. Bazargan, R. Kastner, and E. Bozorgzadeh, \u201cHARP: Hard-wired Routing Pattern FPGAS,\u201d in International Symposium on FPGAs, February 2005, pp. 21\u201329.","DOI":"10.1145\/1046192.1046196"},{"key":"141_CR20","doi-asserted-by":"crossref","unstructured":"E. Lee, G. Lemieux, S. Mirabbasi, \u201c:Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays,\u201d IEEE International Conference on Field-Programmable Technology, Bangkok, December 2006, pp. 89\u201396.","DOI":"10.1109\/FPT.2006.270299"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0141-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0141-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0141-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:26Z","timestamp":1559391566000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0141-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10,4]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,4]]}},"alternative-id":["141"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0141-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,10,4]]}}}