{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T05:10:27Z","timestamp":1737609027618,"version":"3.33.0"},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2007,11,8]],"date-time":"2007-11-08T00:00:00Z","timestamp":1194480000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image"],"published-print":{"date-parts":[[2008,4]]},"DOI":"10.1007\/s11265-007-0143-9","type":"journal-article","created":{"date-parts":[[2007,11,7]],"date-time":"2007-11-07T21:50:43Z","timestamp":1194472243000},"page":"77-98","source":"Crossref","is-referenced-by-count":16,"title":["Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors"],"prefix":"10.1007","volume":"51","author":[{"given":"Brian M. H.","family":"Li","sequence":"first","affiliation":[]},{"given":"Philip H. W.","family":"Leong","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,11,8]]},"reference":[{"key":"143_CR1","unstructured":"T. Wieg and Ed. Pattaya, \u201cDraft ITU-T Recommendation H.264 and Draft ISO\/IEC 14496-10 AVC,\u201d in JVC of ISO\/IEC and ITU-T SG16\/Q.6 Doc. JVT-G050, 2003, Mar."},{"key":"143_CR2","doi-asserted-by":"crossref","unstructured":"Y. Kamaci and N. Altunbasak, \u201cPerformance Comparison of the Emerging H.264 Video Coding Standard with the Existing Standards,\u201d in ICME\u201903, 2003, pp. 345\u2013348.","DOI":"10.1109\/ICME.2003.1220925"},{"issue":"10","key":"143_CR3","doi-asserted-by":"crossref","first-page":"1301","DOI":"10.1109\/31.44346","volume":"36","author":"T. Kormarek","year":"1989","unstructured":"T. Kormarek and P. Pirsch, \u201cArray Architectures for Block Matching Algorithms,\u201d IEEE Trans. Circuits Syst., vol. 36, no. 10, 1989, pp. 1301\u20131308.","journal-title":"IEEE Trans. Circuits Syst."},{"key":"143_CR4","first-page":"1317","volume":"36","author":"K. Yang","year":"1989","unstructured":"K. Yang, M. Sun and L. We, \u201cA Family of VLSI Designs for the Motion Compensation Block-matching Algorithm,\u201d ACM Trans. Comput. Syst., vol. 36, 1989, pp. 1317\u20131325, Oct.","journal-title":"ACM Trans. Comput. Syst."},{"key":"143_CR5","first-page":"683","volume":"1","author":"C. L. Su","year":"2000","unstructured":"C. L. Su and C. W. Jen, \u201cMotion Estimation Using On-line Arithmetic,\u201d. in Proc. IEEE Intl. Symp. Circuits System, vol. 1, 2000, pp. 683\u2013686.","journal-title":"Proc. IEEE Intl. Symp. Circuits and System"},{"key":"143_CR6","first-page":"313","volume":"2","author":"S.-S. Lin","year":"2004","unstructured":"S.-S. Lin, P.-C. Tseng and L.-G. Chen, \u201cLow-power Parallel Tree Architecture for Full Search Block-matching Motion Estimation,\u201d in Proc. IEEE Intl Symp. Circuits and Systems, vol. 2, 2004, pp. 313\u2013316, May.","journal-title":"Proc. IEEE Intl Symp. Circuits and Systems"},{"key":"143_CR7","unstructured":"T. Koga, K. Iinuna, A. Hirano, Y. Iijima and T. Ishiguro, \u201cMotion Compensated Interframe Coding for Video Conferencing,\u201d in Proc. of National Telecomm. Conf, (New Orleans), 1981, pp. G531\u2013G535, Nov."},{"issue":"2","key":"143_CR8","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/93.311654","volume":"1","author":"W. Lee","year":"1994","unstructured":"W. Lee, Y. Kim, R. J. Gove, and C. J. Read, \u201cMedia Station 5000: Integrating Video and Audio,\u201d IEEE Trans. Multimedia, vol. 1, no. 2, 1994, pp. 50\u201361.","journal-title":"IEEE Trans. Multimedia"},{"key":"143_CR9","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1109\/ICM.2004.1434720","volume":"16","author":"H. Loukil","year":"2004","unstructured":"H. Loukil, F. Ghozzi, and A. Samet, \u201cHardware Implementation of Block Matching Algorithm with FPGA Technology,\u201d in IEEE Int. Conf. Microelectronics, vol. 16, 2004, pp. 542\u2013546.","journal-title":"IEEE Int. Conf. Microelectronics"},{"key":"143_CR10","first-page":"327","volume":"3","author":"M. Mohammadzadeh","year":"2005","unstructured":"M. Mohammadzadeh, M. Eshghi, and M. Azadfar, \u201cAn Optimized Systolic Array Architecture for Full Search Block Matching Algorithm and its Implementation on FPGA Chips,\u201d in IEEE Int. Conf. NEWCAS, vol. 3, 2005, pp. 327\u2013330.","journal-title":"IEEE Int. Conf. NEWCAS"},{"key":"143_CR11","doi-asserted-by":"crossref","unstructured":"S. Wong, B. Stougie, and S. Cotofana, \u201cAlternatives in FPGA-based SAD Implementations,\u201d in IEEE Int. Conf. Field Programmable Logic, 2002, pp. 449\u2013452, Dec.","DOI":"10.1109\/FPT.2002.1188733"},{"key":"143_CR12","doi-asserted-by":"crossref","unstructured":"S. Wong, S. Vassiliadis, and S. Cotofana, \u201cA Sum of Absolute Differences Implementation in FPGA Hardware,\u201d in Proc. 28th Euromico Conf., 2002, pp. 183\u2013188, Sept.","DOI":"10.1109\/EURMIC.2002.1046155"},{"issue":"2","key":"143_CR13","doi-asserted-by":"crossref","first-page":"124","DOI":"10.1049\/ip-cds:20030332","volume":"150","author":"C. L. Su","year":"2003","unstructured":"C. L. Su and C. W. Jen, \u201cMotion Estimation using MSD-first Processing,\u201d in Proc. IEEE Circuits, Device and Systems, vol. 150, no. 2, 2003, pp. 124\u2013133.","journal-title":"Proc. IEEE Circuits, Device and Systems"},{"key":"143_CR14","doi-asserted-by":"crossref","first-page":"986","DOI":"10.1007\/978-3-540-30117-2_112","volume":"3203","author":"J. Olivares","year":"2004","unstructured":"J. Olivares and J. Hormigo, \u201cMinimum Sum of Absolute Differences Implementation in a Single FPGA Device,\u201d in IEEE Int. Conf. on Field Programmable Logic, vol. 3203, 2004, pp. 986\u2013990.","journal-title":"IEEE Int. Conf. on Field Programmable Logic"},{"key":"143_CR15","first-page":"950","volume":"2","author":"C. Wei","year":"2003","unstructured":"C. Wei and M. Z. Gang, \u201cA Novel SAD Computing Hardware Architecture for Variable-size Block Matching Estimation and its Implementation with FPGA,\u201d in Proc. 5th Int. Conf. ASIC, vol. 2, 2003, pp. 950\u2013953.","journal-title":"Proc. 5th Int. Conf. ASIC"},{"key":"143_CR16","doi-asserted-by":"crossref","first-page":"412","DOI":"10.1109\/ISCAS.2005.1464612","volume":"1","author":"S. Lopez","year":"2005","unstructured":"S. Lopez, F. Tobajas, A. Villar, V. de Armas, J. Lopez, and R. Sarmiento, \u201cLow Cost Efficient Architecture for H.264 Motion Estimation,\u201d in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, 2005, pp. 412\u2013415.","journal-title":"Proc. IEEE Int. Symp. Circuits and Systems"},{"key":"143_CR17","doi-asserted-by":"crossref","first-page":"486","DOI":"10.1117\/12.323203","volume":"3460","author":"P. M. Kuhn","year":"1998","unstructured":"P. M. Kuhn, G. Diebel, S. Herrmann, A. Keil, H. Mooshofer, A. Kaup, R. M. Mayer, and W. Stechele, \u201cComplexity and PSNR Comparison of Several Fast Motion Estimation Algorithms for MPEG-4,\u201d Proc. SPIE, vol. 3460, 1998, pp. 486\u2013489.","journal-title":"Proc. SPIE"},{"issue":"12","key":"143_CR18","doi-asserted-by":"crossref","first-page":"1799","DOI":"10.1109\/TCOM.1981.1094950","volume":"29","author":"J. R. Jain","year":"1981","unstructured":"J. R. Jain and A. K. Jain, \u201cDisplacement Measurement and its Application in Interframe Image Coding,\u201d IEEE Trans. Commun., vol. 29, no. 12, 1981, pp. 1799\u20131808.","journal-title":"IEEE Trans. Commun."},{"issue":"2","key":"143_CR19","doi-asserted-by":"crossref","first-page":"287","DOI":"10.1109\/83.821744","volume":"9","author":"S. Zhu","year":"2000","unstructured":"S. Zhu and K. K. Ma, \u201cA New Diamond Search Algorithm for Fast Block Matching Motion Estimation,\u201d IEEE Trans. Image Process., vol. 9, no. 2, 2000, pp. 287\u2013290.","journal-title":"IEEE Trans. Image. Process."},{"issue":"3","key":"143_CR20","doi-asserted-by":"crossref","first-page":"578","DOI":"10.1109\/TCSI.2005.858488","volume":"53","author":"C. Y. Chen","year":"2006","unstructured":"C. Y. Chen, S. Y. Chien, Y. W. Huang, T. C. Chen, T. C. Wang, and L. G. Chen, \u201cAnalysis and Architecture Design of Variable Block Size Motion Estimation for H.264\/AVC,\u201d IEEE Trans. Circuits Syst., vol. 53, no. 3, 2006, pp. 578\u2013593.","journal-title":"IEEE Trans. Circuits Syst."},{"key":"143_CR21","first-page":"1016","volume":"3","author":"C. Y. Cho","year":"2005","unstructured":"C. Y. Cho, S. Y. Huang, and J. S. Wong, \u201cAn Embedded Merging Scheme for H.264\/AVC Motion Estimation,\u201d in IEEE Int. Conf. Image Proc., vol. 3, 2005, pp. 1016\u20131019, Sept.","journal-title":"IEEE Int. Conf. Image Proc."},{"key":"143_CR22","doi-asserted-by":"crossref","unstructured":"M. D. Ercegovac and T. Lang, Digital Arithmetic, Morgan Kaufmann, 2004.","DOI":"10.1016\/B978-155860798-9\/50011-7"},{"key":"143_CR23","unstructured":"M. D. Ercegovac and T. Lang, \u201cOn-Line Arithmetic: A Design Methodology and Applications,\u201d in Proc. IEEE workshop. VLSI Signal Processing, 1988, pp. 252\u2013263."},{"key":"143_CR24","doi-asserted-by":"crossref","unstructured":"J. Villalba, J. Hormigo, J. M. prades, and E. L. Zapata, \u201cOn-line Multioperand Addition Based on On-line Full Adders,\u201d in IEEE Intl. Conf. on App. Specific systems, 2005, pp. 322\u2013327, July.","DOI":"10.1109\/ASAP.2005.50"},{"issue":"4","key":"143_CR25","first-page":"1291","volume":"51","author":"C. Ou","year":"2005","unstructured":"C. Ou, C. F. Le, and W. J. Hwang, \u201cAn Efficient VLSI Architecture for H.264 Variable Block Size Motion Estimation,\u201d IEEE Trans. Signal Process., vol. 51, no. 4, 2005, pp. 1291\u20131299.","journal-title":"IEEE Trans. Signal Process."},{"key":"143_CR26","doi-asserted-by":"crossref","first-page":"631","DOI":"10.1145\/1120725.1120980","volume":"1","author":"M. Kim","year":"2005","unstructured":"M. Kim, I. Hwang, and S. I. Chae, \u201cA fast VLSI Architecture for Full-search Variable Block Size Motion Estimation in MPEG-4 AVC\/H.264,\u201d in Proc. ASP-DAC, vol. 1, 2005, pp. 631\u2013634, Jan.","journal-title":"Proc. ASP-DAC"},{"key":"143_CR27","doi-asserted-by":"crossref","unstructured":"S. Y. Yap and J. V. McCanny, \u201cA VLSI Architecture for Advanced Video Coding Motion Estimation,\u201d in Proc. IEEE Intl. Conf. application-specific systems, arch., processors, 2003, pp. 293\u2013301, June.","DOI":"10.1109\/ASAP.2003.1212853"},{"issue":"7","key":"143_CR28","doi-asserted-by":"crossref","first-page":"384","DOI":"10.1109\/TCSII.2004.829555","volume":"51","author":"S. Y. Yap","year":"2004","unstructured":"S. Y. Yap and J. V. McCanny, \u201cA VLSI Architecture for Variable Block Size Video Motion Estimation,\u201d IEEE Trans. Circuits Syst., vol. 51, no. 7, 2004, pp. 384\u2013389.","journal-title":"IEEE Trans. Circuits Syst."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0143-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0143-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0143-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T04:53:39Z","timestamp":1737521619000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0143-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11,8]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,4]]}},"alternative-id":["143"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0143-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2007,11,8]]}}}