{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,23]],"date-time":"2025-01-23T05:29:49Z","timestamp":1737610189222,"version":"3.33.0"},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2007,11,20]],"date-time":"2007-11-20T00:00:00Z","timestamp":1195516800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1007\/s11265-007-0147-5","type":"journal-article","created":{"date-parts":[[2007,11,19]],"date-time":"2007-11-19T18:16:15Z","timestamp":1195496175000},"page":"193-210","source":"Crossref","is-referenced-by-count":1,"title":["Synthesis of Runtime Switchable Pareto Buffers Offering Full Range Fine Grained Energy\/Delay Trade-Offs"],"prefix":"10.1007","volume":"52","author":[{"given":"Hua","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Miguel","family":"Miranda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wim","family":"Dehaene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2007,11,20]]},"reference":[{"issue":"3","key":"147_CR1","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/MSP.2005.1425899","volume":"22","author":"Z. Ma","year":"2005","unstructured":"Z. Ma et al., \u201cMapping the MPEG-4 Visual Texture Decoder Efficiently on a Heterogeneous Multi-processor Platform\u201d, IEEE Signal Processing Magazine, vol. 22, no. 3, 2005, pp. 65\u201374.","journal-title":"IEEE Signal Processing Magazine"},{"issue":"2","key":"147_CR2","doi-asserted-by":"crossref","first-page":"115","DOI":"10.1145\/335043.335044","volume":"5","author":"L. Benini","year":"2000","unstructured":"L. Benini and G. De Micheli, \u201cSystem-level Power Optimization Techniques and Tools\u201d, ACM Transactions on Design Automation for Embedded Systems (TODAES), vol. 5, no. 2, 2000, pp. 115\u2013192.","journal-title":"ACM Transactions on Design Automation for Embedded Systems (TODAES)"},{"issue":"3","key":"147_CR3","doi-asserted-by":"crossref","first-page":"413","DOI":"10.1109\/4.987094","volume":"37","author":"K. Nose","year":"2002","unstructured":"K. Nose, M. Hirabayashi, H. Kawaguchi, S. Lee and Sakurai T., \u201cVth-hopping Scheme to Reduce Subthreshold Leakage for Low-power Processors\u201d, IEEE Journal of Solid-State Circuits, vol. 37, no. 3, 2002, pp. 413\u2013419.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"147_CR4","doi-asserted-by":"crossref","unstructured":"K. von Arnim, E. Borinski, P. Seegebrecht, H. Fiedler, R. Brederlow, R. Thewes, J. Berthold and C. Pacha, \u201cEfficiency of Body Biasing in 90 nm CMOS for Low Power Digital Circuits\u201d, Solid-State Circuits Conference, 2004. ESSCIRC 2004. Proceeding of the 30th European, 21\u201323 Sept. 2004, pp. 175\u2013178","DOI":"10.1109\/ESSCIR.2004.1356646"},{"key":"147_CR5","doi-asserted-by":"crossref","unstructured":"A. Srivastava, D. Sylvester and D. Blaauw, \u201cConcurrent Sizing, Vdd and Vth Assignment for Low Power Design\u201d, Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings, vol. 1, 16\u201320 Feb. 2004, pp. 718\u2013719.","DOI":"10.1109\/DATE.2004.1268946"},{"key":"147_CR6","doi-asserted-by":"crossref","unstructured":"B. Chatterjee, M. Sachdev, S. Hsu, R. Krishnamurthy and S. Borkar, \u201cEffectiveness and Scaling Trends of Leakage Control Techniques for Sub-130\u00a0nm CMOS Technologies\u201d, Low Power Electronics and Design, 2003. ISLPED \u201803. Proceedings of the 2003 International Symposium, 25\u201327 Aug. 2003, pp. 122\u2013127.","DOI":"10.1145\/871534.871538"},{"key":"147_CR7","doi-asserted-by":"crossref","unstructured":"D. Duarte, N. Vijaykrishnan, M.J. Irwin, H.-S. Kim and G. McFarland, \u201cImpact of Scaling on the Effectiveness of Dynamic Power Reduction Schemes,\u201d Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 2002 IEEE International Conference, 16\u201318 Sept. 2002, pp. 382\u2013387.","DOI":"10.1109\/ICCD.2002.1106798"},{"issue":"9","key":"147_CR8","first-page":"1804","volume":"40","author":"A. Agarwal","year":"2005","unstructured":"A. Agarwal et al., \u201cProcess Variation in Embedded Memories: Failure Analysis and Variation Aware Architecture\u201d, JSSC. Society of Steel Construction of Japan, vol. 40, no. 9, 2005, pp. 1804\u20131814.","journal-title":"JSSC. Society of Steel Construction of Japan"},{"issue":"12","key":"147_CR9","first-page":"1671","volume":"22","author":"R. Peyman","year":"2003","unstructured":"R. Peyman et al., \u201cA Fanout Optimization Algorithm Based on the Effort Delay Model\u201d, TCAD, vol. 22, no. 12, 2003, pp. 1671\u20131678.","journal-title":"TCAD"},{"key":"147_CR10","unstructured":"V. Stojanovic, et al., \u201cEnergy-delay Tradeoffs in Combinational Logic Using Gate Sizing and supply voltage optimization\u201d, Proc. European Solid-State Conference, 2002."},{"issue":"2","key":"147_CR11","doi-asserted-by":"crossref","first-page":"175","DOI":"10.1109\/4.823443","volume":"35","author":"B.S. Amrutur","year":"2000","unstructured":"B.S. Amrutur and Horowitz, M.A., \u201cSpeed and Power Scaling of SRAM\u2019s\u201d, IEEE Journal of Solid-State Circuits, vol. 35, no. 2, 2000, pp. 175\u2013185.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"147_CR12","unstructured":"I. Sutherland et al., \u201cLogical Effort: Designing Fast CMOS Circuits\u201d, Morgan Kaufmann, San Mateo, CA, 1999."},{"issue":"2","key":"147_CR13","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/JSSC.1975.1050569","volume":"10","author":"L.W. Linholm","year":"1975","unstructured":"L.W. Linholm, \u201cAn Optimized Output Stage for MOS Integrated Circuits\u201d, IEEE Journal of Solid-State Circuits, vol. 10, no. 2, 1975, pp. 106\u2013109.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"147_CR14","doi-asserted-by":"crossref","unstructured":"K. Nose and T. Sakurai, \u201cTwo Schemes to Reduce Interconnect Delay in Bi-directional and Uni-directional Buses\u201d, Symp. VLSI circuits, 2001, pp. 193\u2013194.","DOI":"10.1109\/VLSIC.2001.934235"},{"key":"147_CR15","doi-asserted-by":"crossref","unstructured":"A. Hua Wang, Papanikolaou, M. Miranda, F. Catthoor, \u201cA Global Bus Power Optimization Methodology for Physical Design of Memory Dominated Systems by Coupling Bus Segmentation and Activity Driven Block Placement\u201d, Proc. ASP-DAC, 2004, pp. 759\u2013761.","DOI":"10.1109\/ASPDAC.2004.1337695"},{"key":"147_CR16","unstructured":"J. M. Rabaey, A. Chandrakasan and B. Nikolic, \u201cDigital Integrated Circuits: A Design Perspective 2nd Edition\u201d, Pearson Education Intl., 2003."},{"issue":"6","key":"147_CR17","doi-asserted-by":"crossref","first-page":"865","DOI":"10.1109\/4.509876","volume":"31","author":"D.J. Comer","year":"1996","unstructured":"D.J. Comer, \u201cA Theoretical Design Basis for Minimizing CMOS Fixed Taper Buffer Area\u201d, IEEE Journal of Solid-State Circuits, vol. 31, no. 6, 1996, pp. 865\u2013868.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"147_CR18","doi-asserted-by":"crossref","first-page":"1150","DOI":"10.1109\/4.309914","volume":"29","author":"S. Ma","year":"1994","unstructured":"S. Ma and P. Franzon, \u201cEnergy Control and Accurate Delay Estimation in the Design of CMOS Buffers\u201d, IEEE Journal of Solid-State Circuits, vol. 29, no. 9, 1994, pp. 1150\u20131153.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"147_CR19","doi-asserted-by":"crossref","first-page":"1142","DOI":"10.1109\/4.309912","volume":"29","author":"J.-S. Choi","year":"1994","unstructured":"J.-S. Choi and K. Lee, \u201cDesign of CMOS Tapered Buffer for Minimum Power-delay Product\u201d, IEEE Journal of Solid-State Circuits, vol. 29, no. 9, 1994, pp. 1142\u20131145.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"9","key":"147_CR20","doi-asserted-by":"crossref","first-page":"1265","DOI":"10.1109\/4.84943","volume":"26","author":"S.R. Vemuru","year":"1991","unstructured":"S.R. Vemuru and A.R Thorbjornsen, \u201cVariable-taper CMOS Buffers\u201d, IEEE Journal of Solid-State Circuits, vol. 26, no. 9, 1991, pp. 1265\u20131269.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"147_CR21","doi-asserted-by":"crossref","unstructured":"W. Zhao, Y. Cao, \u201cNew Generation of Predictive Technology Model for Sub-45\u00a0nm Design Exploration\u201d, International Symposium on Quality Electronic Design, 2006. ISQED \u201906.","DOI":"10.1109\/TED.2006.884077"},{"key":"147_CR22","doi-asserted-by":"crossref","unstructured":"K. Nose and T. Sakurai, \u201cAnalysis and Future Trend of Short-circuit Power\u201d, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 19, no. 9, 2000, pp. 1023\u20131030.","DOI":"10.1109\/43.863642"},{"issue":"10","key":"147_CR23","doi-asserted-by":"crossref","first-page":"1127","DOI":"10.1109\/TVLSI.2005.859480","volume":"13","author":"H. Wang","year":"2005","unstructured":"H. Wang, M. Miranda, A.Papaniko, F. Catthoor and W. Dehaene, \u201cVariable Tapered Pareto Buffer Design and Implementation Allowing Run-Time Configuration for Low Power Embedded SRAMs\u201d, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 13, no. 10, 2005, pp. 1127\u20131135.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"147_CR24","doi-asserted-by":"crossref","unstructured":"W. Zhao and Y. Cao, \u201cNew generation of Predictive Technology Model for sub-45\u00a0nm design exploration\u201d, pp. 585-590, ISQED, 2006.","DOI":"10.1109\/TED.2006.884077"},{"key":"147_CR25","unstructured":"S.J.E Wilton and N.P. Jouppi, \u201cCACTI 3.0: An Integrated Cache Timing, Power, and Area Model\u201d, WRL research report 2001\/2, Western Research Lab, Palo Alto."},{"key":"147_CR26","unstructured":"\u201cDesign Complier User Guide\u201d, Version W-2004.12, Synopsys Corporate."},{"key":"147_CR27","unstructured":"P. Raghavan et al., \u201cVery Wide Register: An Asymmetric Register File Organization for Low Power Embedded Processors\u201d, Design, Automation and Test in Europe Conference and Exhibition, 2007. Proceedings. 2007, 16\u201320 April 2007, pp. 1\u20136."},{"key":"147_CR28","unstructured":"Radio Broadcasting Systems, Digital Audio Broadcasting to Mobile, Portable and xed Receivers. Standard RE\/JTC-00DAB-4, ETSI, ETS 300 401, May 1997."},{"key":"147_CR29","doi-asserted-by":"crossref","unstructured":"Papaniko A., Lobmaier F., Wang H., Miranda M., Catthoor F., \u201cA system level methodology for fully compensating process variability impact of memory organizations in periodic applications\u201d, IEEE\/ACM\/IFIP Intnl. Conf. on HW\/SW Codesign and System Synthesis, New York, Sept. 2005.","DOI":"10.1145\/1084834.1084866"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0147-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0147-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0147-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,22]],"date-time":"2025-01-22T17:43:25Z","timestamp":1737567805000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0147-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11,20]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2008,8]]}},"alternative-id":["147"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0147-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2007,11,20]]}}}