{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T15:29:04Z","timestamp":1781882944958,"version":"3.54.5"},"reference-count":24,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2007,12,20]],"date-time":"2007-12-20T00:00:00Z","timestamp":1198108800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image"],"published-print":{"date-parts":[[2008,6]]},"DOI":"10.1007\/s11265-007-0152-8","type":"journal-article","created":{"date-parts":[[2007,12,19]],"date-time":"2007-12-19T20:33:34Z","timestamp":1198096414000},"page":"225-243","source":"Crossref","is-referenced-by-count":57,"title":["Implementation of a Coarse-Grained Reconfigurable Media Processor for AVC Decoder"],"prefix":"10.1007","volume":"51","author":[{"given":"B.","family":"Mei","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.","family":"De Sutter","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Vander Aa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Wouters","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Kanstein","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Dupont","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2007,12,20]]},"reference":[{"key":"152_CR1","doi-asserted-by":"crossref","unstructured":"J. R. Allen, K. Kennedy, C. Porterfield, and J. Warren, \u201cConversion of Control Dependence to Data Dependence,\u201d in Proc. of ACM Symposium on Principles of Programming Languages, Austin, TX, 1983, pp. 177\u2013189.","DOI":"10.1145\/567067.567085"},{"issue":"2","key":"152_CR2","doi-asserted-by":"crossref","first-page":"87","DOI":"10.1016\/0167-6423(92)90005-V","volume":"19","author":"G. Berry","year":"1992","unstructured":"G. Berry and G. Gonthier, \u201cThe Esterel Synchronous Programming Language: Design, Semantics, Implementation,\u201d Sci. Comput. Program., vol. 19, no. 2, 1992, pp. 87\u2013152.","journal-title":"Sci Comput Program"},{"key":"152_CR3","doi-asserted-by":"crossref","unstructured":"M. Budiu and S. C. Goldstein, \u201cFast Compilation for Pipelined Reconfigurable Fabrics,\u201d in Proc. of ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA), Monterey, CA, 1999, pp. 195\u2013205.","DOI":"10.1145\/296399.296459"},{"key":"152_CR4","doi-asserted-by":"crossref","unstructured":"D. C. Cronquist, P. Franklin, S. G. Berg, and C. Ebeling, \u201cSpecifying and Compiling Applicaitons for RaPiD,\u201d in Proc. of Field-Programmable Custom Computing Machines (FCCM), Napa, CA, 1998, pp. 116\u2013125.","DOI":"10.1109\/FPGA.1998.707889"},{"key":"152_CR5","doi-asserted-by":"crossref","unstructured":"C. Ebeling, D. Cronquist, and P. Franklin, \u201cRaPiD - Reconfigurable Pipelined Datapath,\u201d in Proc. of International Workshop on Field Programmable Logic and Applications, Darmstadt, 1996, pp. 126\u2013135.","DOI":"10.1007\/3-540-61730-2_13"},{"key":"152_CR6","doi-asserted-by":"crossref","unstructured":"A. Fauth, J. V. Praet, and M. Freericks, \u201cDescribing Instruction Set Processors Using nML,\u201d in Proc. of Design Automation Conference (DAC), San Francisco, CA, 1995, pp. 503\u2013507.","DOI":"10.1109\/EDTC.1995.470354"},{"key":"152_CR7","unstructured":"FFMPEG, \u201clibavcodec is distributed with FFmpeg, an audio\/video conversion tool\u201d http:\/\/sourceforge.net\/projects\/ffmpeg ."},{"issue":"4","key":"152_CR8","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.839324","volume":"33","author":"S. C. Goldstein","year":"2000","unstructured":"S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. R. Taylor, \u201cPipeRench: A Reconfigurable Architecture and Compiler,\u201d IEEE Comput., vol. 33, no. 4, 2000, pp. 70\u201377.","journal-title":"IEEE Comput."},{"key":"152_CR9","doi-asserted-by":"crossref","unstructured":"G. Hadjiyiannis, S. Hanono, and S. Devadas, \u201cISDL: An Instruction Set Description Language for Retargetability,\u201d in Proc. of Design Automation Conference (DAC), Anaheim, CA, 1997, pp. 299\u2013302.","DOI":"10.1145\/266021.266108"},{"key":"152_CR10","doi-asserted-by":"crossref","unstructured":"R. Hartenstein, \u201cA Decade of Reconfigurable Computing: a Visionary Retrospective,\u201d in Proc. of Design, Automation and Test in Europe (DATE), Munich, 2001, pp. 642\u2013649.","DOI":"10.1109\/DATE.2001.915091"},{"key":"152_CR11","unstructured":"IMPACT, \u201cThe IMPACT Group,\u201d http:\/\/www.crhc.uiuc.edu\/impact ."},{"issue":"6","key":"152_CR12","doi-asserted-by":"crossref","first-page":"858","DOI":"10.1109\/92.974899","volume":"9","author":"R. Maestre","year":"2001","unstructured":"R. Maestre, F. J. Kurdahi, M. Fernndez, R. Hermida, N. Bagherzadeh, and H. Singh, \u201cA Framework for Reconfigurable Computing: Task Scheduling and Context Management,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 9, no. 6, 2001, pp. 858\u2013873.","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"152_CR13","unstructured":"B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, \u201cDRESC: A Retargetable Compiler for Coarse-Grained Reconfigurable Architectures,\u201d in Proc. of International Conference on Field Programmable Technology, Hong Kong, 2002, pp. 166\u2013173."},{"key":"152_CR14","doi-asserted-by":"crossref","unstructured":"B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, \u201cADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix,\u201d in Field-Programmable Logic and Applications, P. Y. K. Cheung, G. A. Constantinides, and J. T. de Sousa (Eds.), Springer, 2003, pp. 61\u201370.","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"152_CR15","doi-asserted-by":"crossref","unstructured":"B. Mei, S. Vernalde, D. Verkest, H. D. Man, and R. Lauwereins, \u201cExploiting Loop-Level Parallelism for Coarse-Grained Reconfigurable Architecture Using Modulo Scheduling,\u201d IEEE Proc. Comput. Digit. Tech., vol. 150, no. 5, 2003.","DOI":"10.1049\/ip-cdt:20030833"},{"key":"152_CR16","unstructured":"Mo04. http:\/\/www.eng.uci.edu\/morphosys\/tools.html ."},{"key":"152_CR17","doi-asserted-by":"crossref","unstructured":"S. Pees, A. Hoffmann, V. Zivojnovic, and H. Meyr, \u201cLISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures,\u201d in Proc. of Design Automation Conference (DAC), New Orleans, LA, 1999, pp. 933\u2013938.","DOI":"10.1145\/309847.310101"},{"key":"152_CR18","unstructured":"R. B. Ramakrishna, \u201cIterative Modulo Scheduling\u201d, Technical report, HPL-94-115, HP Labs Technical Reports, 1994."},{"key":"152_CR19","doi-asserted-by":"crossref","unstructured":"B. R. Rau, M. Lee, P. P. Tirumalai, and M. S. Schlansker, \u201cRegister Allocation for Software Pipelined Loops,\u201d in Proc. of ACM SIGPLAN Conf. Programming Language Design and Implementation, San Francisco, CA, 1992, pp. 283\u2013299.","DOI":"10.1145\/143103.143141"},{"key":"152_CR20","unstructured":"SiliconHive, \u201cSiliconHive\u201d, http:\/\/www.silicon-hive.com , 2006."},{"issue":"5","key":"152_CR21","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H. Singh","year":"2000","unstructured":"H. Singh, M.-H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho, \u201cMorphoSys: an integrated reconfigurable system for data-parallel and computation-intensive applications,\u201d IEEE Trans. Comput., vol. 49, no. 5, 2000, pp. 465\u2013481.","journal-title":"IEEE Trans. Comput."},{"key":"152_CR22","unstructured":"StarCoreHantroh264, \u201cStarCore and Hantro announce immediate availability of highperformance H.264 video decoder\u201d, Press Release, Feb. 13, 2006."},{"key":"152_CR23","unstructured":"TI, \u201cTexas Instruments\u201d, http:\/\/www.ti.com , 2007."},{"issue":"7","key":"152_CR24","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","volume":"13","author":"T. Wiegand","year":"2003","unstructured":"T. Wiegand, G. J. Sullivan, G. Bjontegaard, and A. Luthra, \u201cOverview of the H.264\/AVC Video Coding Standard,\u201d IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, 2003, pp. 560\u2013576.","journal-title":"IEEE Trans. Circuits Syst. Video Technol."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0152-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0152-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0152-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,24]],"date-time":"2025-01-24T06:43:30Z","timestamp":1737701010000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0152-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,12,20]]},"references-count":24,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,6]]}},"alternative-id":["152"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0152-8","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,12,20]]}}}