{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,14]],"date-time":"2023-02-14T07:50:34Z","timestamp":1676361034775},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2007,11,29]],"date-time":"2007-11-29T00:00:00Z","timestamp":1196294400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1007\/s11265-007-0153-7","type":"journal-article","created":{"date-parts":[[2007,11,29]],"date-time":"2007-11-29T11:15:17Z","timestamp":1196334917000},"page":"113-127","source":"Crossref","is-referenced-by-count":9,"title":["Multi-Processor SoC-Based Design Methodologies Using Configurable and Extensible Processors"],"prefix":"10.1007","volume":"53","author":[{"given":"Grant","family":"Martin","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2007,11,29]]},"reference":[{"key":"153_CR1","unstructured":"P. Clarke, \u201cIPhone teardowns fail to answer the \u2018ARM question\u2019\u201d, EETimes Europe, July 6, 2007, URL http:\/\/www.eetimes.eu\/semi\/200900718 ."},{"key":"153_CR2","unstructured":"A. Jerraya and W. Wolf (Eds.), Multiprocessor Systems-on-Chip, Elsevier Morgan Kaufmann, San Francisco, California, 2005."},{"key":"153_CR3","unstructured":"C. Rowen and S. Leibson, Engineering the Complex SOC, Prentice-Hall PTR, 2004."},{"key":"153_CR4","doi-asserted-by":"crossref","unstructured":"S. Leibson and J. Kim, \u201cConfigurable Processors: A New Era in Chip Design,\u201d IEEE Computer, July, 2005, pp. 51\u201359.","DOI":"10.1109\/MC.2005.226"},{"key":"153_CR5","doi-asserted-by":"crossref","unstructured":"M. Gries and K. Keutzer, Building ASIPS: The MESCAL Methodology, Springer, 2005.","DOI":"10.1007\/b136892"},{"key":"153_CR6","volume-title":"Customizable Embedded Processors: Design Technologies and Applications","author":"P. Ienne","year":"2006","unstructured":"P. Ienne and R. Leupers, Customizable Embedded Processors: Design Technologies and Applications, Elsevier Morgan-Kaufmann, San Francisco, 2006."},{"key":"153_CR7","doi-asserted-by":"crossref","unstructured":"G. Martin, \u201cOverview of the MPSoC Design Challenge,\u201d DAC 2006, San Francisco, 2006, pp. 274\u2013279.","DOI":"10.1109\/DAC.2006.229245"},{"key":"153_CR8","doi-asserted-by":"crossref","unstructured":"J. Nurmi, S. Leibson, F. Campi and C. Panis, \u201cExtensible and Configurable Processors for System-on-Chip Design\u201d, Chapter 3 in Advanced Signal Processing, Circuits, and System Design Techniques for Communications, V. Paliouras, T. Stouraitis and A. Ioinovici (Eds.), ISCAS 2006, IEEE Press, 2006, pp. 45\u201397.","DOI":"10.1109\/ASPCAS.2006.251123"},{"key":"153_CR9","volume-title":"Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores","author":"S. Steve Leibson","year":"2006","unstructured":"S. Leibson, Designing SOCs with Configured Cores: Unleashing the Tensilica Xtensa and Diamond Cores, Elsevier Morgan-Kaufmann, San Francisco, 2006."},{"key":"153_CR10","unstructured":"R. Ivimey-Cook, \u201cLegacy of the transputer\u201d, in Architectures, Languages and Techniques, B. M. Cook (Ed.), IOS Press, 1999."},{"key":"153_CR11","unstructured":"R. Goering, \u201cMulticore Design Strives for Balance...But Programming, Debug Tools Complicate Adoption,\u201d Electronics Engineering Times, March 27, 2006."},{"key":"153_CR12","doi-asserted-by":"crossref","unstructured":"K. S. Gatlin, \u201cTrials and Tribulations of Debugging Concurrency,\u201d ACM Queue, vol. 2, no. 7, October 2004, pp. 66\u201373.","DOI":"10.1145\/1035594.1035623"},{"key":"153_CR13","doi-asserted-by":"crossref","unstructured":"B. Bailey, G. Martin, A. Piziali, ESL Design and Verification: A Prescription for Electronic System Level Methodology, Elsevier Morgan Kaufmann, 2007.","DOI":"10.1016\/B978-012373551-5\/50065-4"},{"issue":"6","key":"153_CR14","doi-asserted-by":"crossref","first-page":"52","DOI":"10.1109\/MDT.2002.1047744","volume":"19","author":"W. O Cesario","year":"2002","unstructured":"W. O. Cesario, D. Lyonnard, G. Nicolescu, Y. Vaviot, Sungjoo Yoo, A. A. Jerrarya, L. Gauthier and M. Diaz-Nava, \u201cMultiprocessor SoC Platforms: A Component-Based Design Approach,\u201d IEEE Design and Test of Computers, vol. 19, no. 6, Nov.\u2013Dec. 2002, pp. 52\u201363.","journal-title":"IEEE Design and Test of Computers"},{"issue":"2","key":"153_CR15","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/MDT.2006.27","volume":"23","author":"J. Chevalier","year":"2006","unstructured":"J. Chevalier, M. de Nanclas, L. Filion, O. Benny, M. Rondonneau, G. Bois and E. M. Aboulhamid, \u201cA SystemC Refinement Methodology for Real-time Embedded Software,\u201d IEEE Design and Test of Computers, vol. 23, no. 2, 2006, pp. 148\u2013158.","journal-title":"IEEE Design and Test of Computers"},{"issue":"6","key":"153_CR16","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1109\/MDT.2002.1047740","volume":"19","author":"P. G. Paulin","year":"2002","unstructured":"P. G. Paulin, C. Pilkington and E. Bensoudane, \u201cStepNP: A System-Level Exploration Platform for Network Processors,\u201d IEEE Design and Test of Computers, vol. 19, no. 6, Nov.\u2013Dec. 2002, pp. 17\u201326.","journal-title":"IEEE Design and Test of Computers"},{"key":"153_CR17","doi-asserted-by":"crossref","unstructured":"K. Flautner, \u201cCutting Across Layers of Abstractions: Removing Obstacles From the Evolution of Embedded Systems,\u201d Invited talk at CODES+ISSS 2006, Korea, October, 2006.","DOI":"10.1145\/1176254.1176318"},{"key":"153_CR18","doi-asserted-by":"crossref","unstructured":"K. Huang, S. Han, K. Popovici, L. Brisolara, X. Guerin, L. Li, X. Yan, S.-I. Chae, L. Carro and A.A. Jerraya, \u201cSimulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264,\u201d DAC 2007, pp. 39\u201342.","DOI":"10.1109\/DAC.2007.375049"},{"key":"153_CR19","doi-asserted-by":"crossref","unstructured":"F. Ghenassia (Ed.), Transaction-Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems, Springer, 2005.","DOI":"10.1007\/b137175"},{"key":"153_CR20","doi-asserted-by":"crossref","unstructured":"P. van der Wolf et al., \u201cDesign and programming of embedded multiprocessors: an interface-centric approach,\u201d CODES+ISSS 2004, pp. 206\u2013217.","DOI":"10.1145\/1016720.1016771"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0153-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-007-0153-7\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-007-0153-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:26Z","timestamp":1559391566000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-007-0153-7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,11,29]]},"references-count":20,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2008,11]]}},"alternative-id":["153"],"URL":"https:\/\/doi.org\/10.1007\/s11265-007-0153-7","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,11,29]]}}}