{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:13:17Z","timestamp":1767262397531},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2008,3,8]],"date-time":"2008-03-08T00:00:00Z","timestamp":1204934400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1007\/s11265-008-0162-1","type":"journal-article","created":{"date-parts":[[2008,3,7]],"date-time":"2008-03-07T16:41:47Z","timestamp":1204908107000},"page":"243-259","source":"Crossref","is-referenced-by-count":5,"title":["Architecture and Evaluation of an Asynchronous Array of Simple Processors"],"prefix":"10.1007","volume":"53","author":[{"given":"Zhiyi","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael J.","family":"Meeuwsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan W.","family":"Apperson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Omar","family":"Sattari","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael A.","family":"Lai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeremy W.","family":"Webb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric W.","family":"Work","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tinoosh","family":"Mohsenin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,3,8]]},"reference":[{"key":"162_CR1","doi-asserted-by":"crossref","unstructured":"Horowitz, M., & Dally, W. (2004). How scaling will change processor architecture. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 132\u2013133) (February).","DOI":"10.1109\/ISSCC.2004.1332629"},{"key":"162_CR2","doi-asserted-by":"crossref","unstructured":"Ho, R., Mai, K. W., & Horowitz, M. A. (2001). The future of wires. Proceedings of the IEEE (pp. 490\u2013504) (April).","DOI":"10.1109\/5.920580"},{"key":"162_CR3","unstructured":"Chapiro, D. M. (1984). Globally-asynchronous locally-synchronous Systems, PhD thesis. Stanford, CA: Stanford University (October)."},{"key":"162_CR4","doi-asserted-by":"crossref","unstructured":"Agarwala, S., Anderson, T., Hill, A., et\u00a0al. (2002). A 600-MHz VLIW DSP, IEEE Journal of Solid-State Circuits (JSSC) (pp. 1532\u20131544) (November).","DOI":"10.1109\/JSSC.2002.803954"},{"key":"162_CR5","unstructured":"Stinson, J., & Rusu, S. (2003). A 1.5 GHz third generation Itanium 2 processor. In Design Automation Conference (DAC) (pp. 706\u2013710) (June)."},{"key":"162_CR6","unstructured":"Yu, Z., Meeuwsen, M., Apperson, R., et\u00a0al. (2006). An asynchronous array of simple processors for DSP applications. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 428\u2013429) (February)."},{"key":"162_CR7","unstructured":"Bindal, N., et\u00a0al. (2003). Scalable sub-10ps skew global clock distribution for a 90 nm multi-GHz IA microprocessor. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 346\u2013347) (February)."},{"issue":"10","key":"162_CR8","doi-asserted-by":"crossref","first-page":"1125","DOI":"10.1109\/TVLSI.2007.903938","volume":"15","author":"R. Apperson","year":"2007","unstructured":"Apperson, R., Yu, Z., Meeuwsen, M., Mohsenin, T., & Baas, B. (2007). A scalable dual-clock FIFO for data transfers between arbitrary and haltable clock domains. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15(10), 1125\u20131134 (October).","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"162_CR9","doi-asserted-by":"crossref","unstructured":"Kung, S. Y. (1985). VLSI array processors. In IEEE ASSP Magazine (pp. 4\u201322) (July).","DOI":"10.1109\/MASSP.1985.1163741"},{"key":"162_CR10","doi-asserted-by":"crossref","unstructured":"Taylor, M., et\u00a0al. (2003). A 16-issue multiple-program-counter microprocessor with point-to-point scalar operand network. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 170\u2013171) (February).","DOI":"10.1109\/ISSCC.2003.1234253"},{"key":"162_CR11","doi-asserted-by":"crossref","unstructured":"Keckler, S., et\u00a0al. (2003). A wire-delay scalable microprocessor architecture for high performance systems. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 168\u2013169) (February).","DOI":"10.1109\/ISSCC.2003.1234252"},{"key":"162_CR12","doi-asserted-by":"crossref","unstructured":"Glossner, J., Moreno, J., Moudgill, M., et\u00a0al. (2000). Trends in compilable DSP architecture. In IEEE Workshop on Signal Processing Systems (SiPS) (pp. 181\u2013199) (October).","DOI":"10.1109\/SIPS.2000.886716"},{"key":"162_CR13","unstructured":"IEEE\u00a0Computer Society (1999). Wireless LAN medium access control (MAC) and physical layer (PHY) specifications: High speed physical layer in the 5 GHz band. In Standard for Information Technology. Institute of Electrical and Electronics Engineers."},{"key":"162_CR14","doi-asserted-by":"crossref","unstructured":"Meeuwsen, M. J., Sattari, O., & Baas, B. M. (2004) A full-rate software implementation of an IEEE 802.11a compliant digital baseband transmitter. In IEEE Workshop on Signal Processing Systems (SiPS) (pp. 124\u2013129) (October).","DOI":"10.1109\/SIPS.2004.1363036"},{"key":"162_CR15","doi-asserted-by":"crossref","unstructured":"Pham, D., et\u00a0al. (2005) The design and implementation of a first-generation CELL processor. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 184\u2013185) (February).","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"162_CR16","doi-asserted-by":"crossref","unstructured":"Naffziger, S., et\u00a0al. (2005). The implementation of a 2-core multi-threaded itanium family processor. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 182\u2013183) (February).","DOI":"10.1109\/ISSCC.2005.1493929"},{"key":"162_CR17","doi-asserted-by":"crossref","unstructured":"Oliver, J., et\u00a0al. (2006). Tile size selection for low-power tile-based architecture. In ACM Computing Frontiers (pp. 83\u201394) (May).","DOI":"10.1145\/1128022.1128036"},{"key":"162_CR18","doi-asserted-by":"crossref","unstructured":"Baas, B., (2003). A parallel programmable energy-efficient architecture for computationally-intensive DSP systems. In Asilomar Conference on Signals, Systems and Computers (pp. 2185\u20132189) (November).","DOI":"10.1109\/ACSSC.2003.1292368"},{"key":"162_CR19","doi-asserted-by":"crossref","unstructured":"Mai, K., et\u00a0al. (2000). Smart memories: A modular reconfigurable architecture. In Proceedings of the International Symposium on Computer Architecture (ISCA) (pp. 161\u2013171) (June).","DOI":"10.21236\/ADA419598"},{"key":"162_CR20","unstructured":"Sungtae, J., et\u00a0al. (2003). Energy characterization of a tiled architecture processor with on-chip network. In International Symposium on Low Power Electronics and Design (ISLPED) (pp. 424\u2013427) (August)."},{"key":"162_CR21","doi-asserted-by":"crossref","unstructured":"Bright, A. A., et\u00a0al. (2005). Creating the BlueGene\/L supercomputer from low-power SOC ASICs. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 188\u2013189) (February).","DOI":"10.1109\/ISSCC.2005.1493932"},{"key":"162_CR22","unstructured":"Leon, A. S., et\u00a0al. (2006). A power-efficienct high-throughput 32-thread SPARC processor. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 98\u201399) (February)."},{"key":"162_CR23","unstructured":"Texas Instruments, DSP platforms benchmarks, Tech. Rep., http:\/\/www.ti.com\/ ."},{"key":"162_CR24","unstructured":"Berkeley\u00a0Design Technology (2000). Evaluating DSP Processor Performance. Berkeley, CA, USA."},{"key":"162_CR25","unstructured":"The Embedded Microprocessor Benchmark\u00a0Consortium (2006). Data sheets, www.eembc.org ."},{"key":"162_CR26","doi-asserted-by":"crossref","unstructured":"Vangal, S., Howard, J., Ruhl, G., et\u00a0al. (2007). An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 98\u201399) (February).","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"162_CR27","unstructured":"Yu, Z., et\u00a0al. (2006). Performance and power analysis of globally asynchronous locally synchronous multi-processor systems. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (pp. 378\u2013384) (March)."},{"key":"162_CR28","unstructured":"Kozyrakis, C., et\u00a0al. (2002). Vector vs. superscalar and vliw architectures for embedded multimedia benchmarks. In Micro (pp. 283\u2013289) (November)."},{"key":"162_CR29","doi-asserted-by":"crossref","unstructured":"Schmit, H., et\u00a0al. (2002). PipeRench: A virtualized programmable datapath in 0.18 micron technology. In IEEE Custom Integrated Circuits Conference (CICC) (pp. 63\u201366) (May).","DOI":"10.1109\/CICC.2002.1012767"},{"key":"162_CR30","doi-asserted-by":"crossref","unstructured":"Gorjiara, B., et\u00a0al. (2005). Custom processor design using NISC: A case-study on DCT algorithm. In ESTIMedia (pp. 55\u201360) (September).","DOI":"10.1109\/ESTMED.2005.1518072"},{"key":"162_CR31","doi-asserted-by":"crossref","unstructured":"Matsui, M., et\u00a0al. (1994). A 200 MHz 13 mm2 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme. In IEEE Journal of Solid-State Circuits (JSSC) (pp. 1482\u20131490) (December).","DOI":"10.1109\/4.340421"},{"key":"162_CR32","doi-asserted-by":"crossref","unstructured":"Maharatna, K., et\u00a0al. (2004) A 64-point fourier transform chip for high-speed wireless LAN application using OFDM. In IEEE Journal of Solid-State Circuits (JSSC) (pp. 484\u2013493) (March).","DOI":"10.1109\/JSSC.2003.822776"},{"key":"162_CR33","unstructured":"Lin, T., & Jen, C. (2002) Cascade\u2014Configurable and scalable DSP environment. In IEEE International Symposium on Circuits and Systems (ISCAS) (pp. 26\u201329) (May)."},{"key":"162_CR34","doi-asserted-by":"crossref","unstructured":"Tariq, M., et\u00a0al. (2002). Development of an OFDM based high speed wireless LAN platform using the TI C6x DSP. In IEEE International Conference on Communications (ICC) (pp. 522\u2013526) (April).","DOI":"10.1109\/ICC.2002.996908"},{"key":"162_CR35","unstructured":"Thomson, J., et\u00a0al. (2002). An Integrated 802.11a Baseband and MAC Processor. In IEEE International Solid-State Circuits Conference (ISSCC),\u00a045, 126\u2013127, 451."},{"key":"162_CR36","doi-asserted-by":"crossref","unstructured":"Zhang, H., et\u00a0al. (2000). A 1-V heterogeneous reconfigurable DSP IC for wireless baseband digital signal processing. In IEEE Journal of Solid-State Circuits (JSSC) (pp. 1697\u20131704) (November).","DOI":"10.1109\/4.881217"},{"key":"162_CR37","doi-asserted-by":"crossref","unstructured":"Baines, R., et\u00a0al. (2003). A total cost approach to evaluating different reconfigurable architectures for baseband processing in wireless receivers. In IEEE Communication Magazine (pp. 105\u2013113) (January).","DOI":"10.1109\/MCOM.2003.1166666"},{"key":"162_CR38","unstructured":"Cradle Technologies, Multiprocessor DSPs: Next stage in the evolution of media processor DSPs, Tech. Rep., http:\/\/www.cradle.com\/ ."},{"key":"162_CR39","doi-asserted-by":"crossref","unstructured":"Khailany, B., et\u00a0al. (2002). VLSI design and verification of the imagine processor. In IEEE International Conference on Computer Design (ICCD) (pp. 289\u2013294) (September).","DOI":"10.1109\/ICCD.2002.1106784"},{"key":"162_CR40","doi-asserted-by":"crossref","unstructured":"Cronquist, D. C., et\u00a0al. (1999). Architecture design of reconfigurable pipelined datapaths. In Advanced research in VLSI (ARVLSI) (pp. 23\u201340) (March).","DOI":"10.1109\/ARVLSI.1999.756035"},{"key":"162_CR41","doi-asserted-by":"crossref","unstructured":"Oliver, J., et\u00a0al. (2004). Synchroscalar: A multiple clock domain, power-aware, tile-based embedded processor. In Proceedings of the International Symposium on Computer Architecture (ISCA) (pp. 150\u2013161) (June).","DOI":"10.1145\/1028176.1006714"},{"key":"162_CR42","unstructured":"ClearSpeed, CSX600: Advanced product, Tech. Rep., http:\/\/www.clearspeed.com\/ ."},{"key":"162_CR43","unstructured":"Sandbridge, The sandbridge sandblaster convegence platform, Tech. Rep., http:\/\/www.sandbridgetech.com\/ ."},{"key":"162_CR44","doi-asserted-by":"crossref","unstructured":"Whitby-Strevens, C. (1990). Transputers-past, present and future. In IEEE Micro (pp. 16\u201319) (December).","DOI":"10.1109\/40.62725"},{"key":"162_CR45","unstructured":"Kung, H. T. (1982). Why systolic architectures? In Computer Magazine (pp. 37\u201346) (January)."},{"key":"162_CR46","doi-asserted-by":"crossref","unstructured":"Kung, H. T. (1988). Systolic communication. In International Conference on Systolic Arrays (pp. 695\u2013703) (May).","DOI":"10.1109\/ARRAYS.1988.18106"},{"key":"162_CR47","doi-asserted-by":"crossref","first-page":"1054","DOI":"10.1109\/TC.1982.1675922","volume":"C-31","author":"S. Kung","year":"1982","unstructured":"Kung, S., et\u00a0al. (1982). Wavefront array processor: Language, architecture, and applications. IEEE Transactions on Computers, C-31(11), 1054\u20131066 (November).","journal-title":"IEEE Transactions on Computers"},{"key":"162_CR48","doi-asserted-by":"crossref","unstructured":"Schmidt, U., & Mehrgardt, S. (1990). Wavefront array processor for video applications. In IEEE International Conference on Computer Design (ICCD) (pp. 307\u2013310) (September).","DOI":"10.1109\/ICCD.1990.130235"},{"key":"162_CR49","doi-asserted-by":"crossref","unstructured":"Lattard, D., Beigne, E.,\u00a0Bernard, C., et\u00a0al. (2007). A telecom baseband circuit based on an asynchronous network- on-chip. In IEEE International Solid-State Circuits Conference (ISSCC) (pp. 258\u2013259) (February).","DOI":"10.1109\/ISSCC.2007.373392"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0162-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0162-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0162-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:27Z","timestamp":1559391567000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0162-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,3,8]]},"references-count":49,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,12]]}},"alternative-id":["162"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0162-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,3,8]]}}}