{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:30:21Z","timestamp":1768069821685,"version":"3.49.0"},"reference-count":67,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2008,5,31]],"date-time":"2008-05-31T00:00:00Z","timestamp":1212192000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1007\/s11265-008-0165-y","type":"journal-article","created":{"date-parts":[[2008,5,30]],"date-time":"2008-05-30T13:37:23Z","timestamp":1212154643000},"page":"271-284","source":"Crossref","is-referenced-by-count":25,"title":["Address Generation Optimization for Embedded High-Performance Processors: A Survey"],"prefix":"10.1007","volume":"53","author":[{"given":"Guillermo","family":"Talavera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Murali","family":"Jayapala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jordi","family":"Carrabina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,5,31]]},"reference":[{"issue":"5","key":"165_CR1","first-page":"13","volume":"12","author":"J. Turley","year":"1999","unstructured":"Turley, J. (1999). Embedded processors by the numbers. Embedded Systems Programming, 12(5), 13\u201314.","journal-title":"Embedded Systems Programming"},{"key":"165_CR2","unstructured":"Fisher, J.\u00a0A., Faraboschi, P., & Young, C. (2004). Embedded computing: A VLIW approach to architecture, compilers and tools. Morgan Kaufmann."},{"key":"165_CR3","unstructured":"Kuhn, P. (2004). Algorithms, complexity analysis and VLSI architectures for MPEG-4 estimation. Kluwer."},{"key":"165_CR4","volume-title":"Memory issues in embedded systems-on-chip: Optimizations and exploration","author":"P. R. Panda","year":"1998","unstructured":"Panda, P.\u00a0R., Nicolau, A., & Dutt, N. (1998). Memory issues in embedded systems-on-chip: Optimizations and exploration. Norwell, MA, USA: Kluwer."},{"key":"165_CR5","doi-asserted-by":"crossref","first-page":"73","DOI":"10.1145\/774789.774805","volume-title":"CODES \u201902: Proceedings of the tenth international symposium on hardware\/software codesign","author":"R. Banakar","year":"2002","unstructured":"Banakar, R., Steinke, S., Lee, B.-S., Balakrishnan, M., & Marwedel, P. (2002). Scratchpad memory: Design alterna tive for cache on-chip memory in embedded systems. In CODES \u201902: Proceedings of the tenth international symposium on hardware\/software codesign (pp. 73\u201378). New York, NY, USA: ACM Press."},{"key":"165_CR6","doi-asserted-by":"crossref","first-page":"359","DOI":"10.1109\/LPE.1996.547539","volume-title":"ISLPED \u201996: Proceedings of the 1996 international symposium on low power electronics and design","author":"S. Wuytack","year":"1996","unstructured":"Wuytack, S., Catthoor, F., Nachtergaele, L., & De Man, H. (1996). Power exploration for data dominated video applications. In ISLPED \u201996: Proceedings of the 1996 international symposium on low power electronics and design (pp. 359\u2013364). Piscataway, NJ, USA: IEEE Press."},{"key":"165_CR7","doi-asserted-by":"crossref","unstructured":"Moolenaar, D., Nachtergaele, L., Catthoor, F., & De Man, H. (1997). System-level power exploration for MPEG-2 decoder on embedded cores: A systematic approach. IEEE workshop on signal processing systems (SIPS97) (pp. 395\u2013404) (November). Leicester, UK","DOI":"10.1109\/SIPS.1997.626277"},{"key":"165_CR8","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1145\/859618.859664","volume-title":"ISCA \u201903: Proceedings of the 30th annual international symposium on computer architecture","author":"C. Kozyrakis","year":"2003","unstructured":"Kozyrakis, C., & Patterson, D. (2003). Overcoming the limitations of conventional vector processors. In ISCA \u201903: Proceedings of the 30th annual international symposium on computer architecture (pp. 399\u2013409). New York, NY, USA: ACM Press."},{"issue":"6","key":"165_CR9","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/MM.2003.1261385","volume":"23","author":"C. E. Kozyrakis","year":"2003","unstructured":"Kozyrakis, C.\u00a0E., & Patterson, D.\u00a0A. (2003). Scalable vector processors for embedded systems. IEEE Micro, 23(6), 36\u201345.","journal-title":"IEEE Micro"},{"key":"165_CR10","doi-asserted-by":"crossref","unstructured":"Karim, F., Mellan, A., Nguyen, A., Aydonat, U., & Abdelrahman, T. (2004). A multi-level computing architecture for embedded multimedia applications. In Proceedings of the IEEE micro (pp. 55\u201366).","DOI":"10.1109\/MM.2004.1"},{"key":"165_CR11","doi-asserted-by":"crossref","unstructured":"Fritts, J., Wu, Z., & Wolf, W. (1999). Parallel media processors for the billion transistor era. In Proceedings of the international conference on parallel processing.","DOI":"10.1109\/ICPP.1999.797422"},{"key":"165_CR12","unstructured":"Semiconductor Industry Association (2005). International technology roadmap for semiconductors: Design. http:\/\/www.itrs.net\/links\/2005itrs\/home2005.htm ."},{"key":"165_CR13","doi-asserted-by":"crossref","unstructured":"Zarrineh, K., & Upadhyaya, S. J. (1999). A new framework for automatic generation, insertion and verification of memory built-in self test units. In Proceedings of the 17th IEEE VLSI test symposium (pp. 391\u2013396).","DOI":"10.1109\/VTEST.1999.766694"},{"issue":"11","key":"165_CR14","doi-asserted-by":"crossref","first-page":"1731","DOI":"10.1109\/4.726568","volume":"33","author":"J. Dreibelbis","year":"1998","unstructured":"Dreibelbis, J., Barth, J., Kalter, H., & Kho, R. (1998). Processor-based built-in self-test for embedded dram. IEEE Journal of Solid-State Circuits, 33(11), 1731\u20131740, November.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"165_CR15","first-page":"173","volume-title":"ISSS \u201900: Proceedings of the 13th international symposium on system synthesis","author":"R. Leupers","year":"2000","unstructured":"Leupers, R. (2000). Code generation for embedded processors. In ISSS \u201900: Proceedings of the 13th international symposium on system synthesis (pp. 173\u2013178). Washington, DC, USA: IEEE Computer Society."},{"key":"165_CR16","unstructured":"Palkovic, M., Brockmeyer, E., Vanbroekhoven, P., Corporaal, H., & Catthoor, F. (2005). Systematic pre processing of data dependent constructs for embedded systems. In Proceedings of PATMOS (pp. 89\u201398)."},{"key":"165_CR17","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1145\/1140389.1140397","volume-title":"SCOPES \u201905: Proceedings of the 2005 workshop on software and compilers for embedded systems","author":"M. Palkovic","year":"2005","unstructured":"Palkovic, M., Corporaal, H., & Catthoor, F. (2005). Global memory optimisation for embedded systems allowed by code duplication. In SCOPES \u201905: Proceedings of the 2005 workshop on software and compilers for embedded systems (pp. 72\u201379). New York, NY, USA: ACM Press."},{"key":"165_CR18","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1145\/1065579.1065610","volume-title":"DAC \u201905: Proceedings of the 42nd annual conference on design automation","author":"S. V. Gheorghita","year":"2005","unstructured":"Gheorghita, S.\u00a0V., Stuijk, S., Basten, T., & Corporaal, H. (2005). Automatic scenario detection for improved wcet estimation. In DAC \u201905: Proceedings of the 42nd annual conference on design automation (pp. 101\u2013104). New York, NY, USA: ACM Press."},{"issue":"2","key":"165_CR19","doi-asserted-by":"crossref","first-page":"336","DOI":"10.1145\/544536.544542","volume":"7","author":"G. Araujo","year":"2002","unstructured":"Araujo, G., Ottoni, G., & Cintra, M. (2002). Global array reference allocation. ACM Transactions on Design Automation of Electronic Systems, 7(2), 336\u2013357.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"165_CR20","unstructured":"Philips PDSL (2004). http:\/\/www.coolfluxdsp.com . CF6 CoolFlux DSP."},{"key":"165_CR21","unstructured":"TI Inc. (2006). TMS320C64x\/C64x+ DSP CPU and Instruction Set Reference Guide (Rev. C). http:\/\/www.ti.com\/ ."},{"key":"165_CR22","unstructured":"Hennessy, J. L., & Patterson, D. A. (2006). Computer architecture: A quantitative approach (4th\u00a0ed.). Morgan Kauffman."},{"key":"165_CR23","doi-asserted-by":"crossref","unstructured":"Catthoor, F. (2002). Data access and storage management for embedded programable processors. Kluwer.","DOI":"10.1007\/978-1-4757-4903-8"},{"key":"165_CR24","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-2222-2","volume-title":"High-level synthesis for real-time digital signal processing","author":"J. Vanhoof","year":"1993","unstructured":"Vanhoof, J., Bolsens, I., Van Rompaey, K., Goossens, G., & De Man, H. (1993). High-level synthesis for real-time digital signal processing. Norwell, MA, USA: Kluwer."},{"key":"165_CR25","doi-asserted-by":"crossref","unstructured":"Grant, D., Denyer, P. B., & Finlay, I. (1989). Synthesis of address generators. In ICCAD-98: IEEE international conference on computer-aided design (pp. 116\u2013119).","DOI":"10.1109\/ICCAD.1989.76917"},{"key":"165_CR26","first-page":"188","volume-title":"VLSI signal processing VII","author":"M. Miranda","year":"1994","unstructured":"Miranda, M., Catthoor, F., & De Man, H. (1994). Address equation multiplexing for realtime signal processing applications. In VLSI signal processing VII (pp. 188\u2013197). New York: La Jolla California."},{"key":"165_CR27","volume-title":"EDTC \u201997: Proceedings of the 1997 European conference on design and test","author":"M. Miranda","year":"1997","unstructured":"Miranda, M., Kaspar, M., Catthoor, F., & de\u00a0Man, H. (1997). Architectural exploration and optimization for counter based hardware address generation. In EDTC \u201997: Proceedings of the 1997 European conference on design and test (p. 293). Washington, DC, USA: IEEE Computer Society."},{"issue":"4","key":"165_CR28","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/92.736141","volume":"6","author":"M. A. Miranda","year":"1998","unstructured":"Miranda, M. A., Catthoor, F., Janssen, M., & De Man, H. J. (1998). High-level address optimization and synthesis techniques for data-transfer-intensive applications. IEEE Transactions on Very Large Scale Integration Systems, 6(4), 677\u2013686.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"165_CR29","doi-asserted-by":"crossref","unstructured":"Miranda, M., Catthoor, F., Janssen, M., & de\u00a0Man. H. (1996). ADOPT: Efficient hardware address generation in distributed memory architectures. In 9th international symposium on system synthesis (ISSS) (p. 20).","DOI":"10.1109\/ISSS.1996.565872"},{"key":"165_CR30","doi-asserted-by":"crossref","unstructured":"Schmit, H., & Thomas, D. E. (1998). Address generation for memories containing multiple arrays. In IEEETCAD: IEEE transactions on computer-aided design of integrated circuits and systems (Vol.\u00a017).","DOI":"10.1109\/43.703919"},{"key":"165_CR31","volume-title":"DATE \u201902: Proceedings of the conference on design, automation and test in Europe","author":"S. Hettiaratchi","year":"2002","unstructured":"Hettiaratchi, S., Cheung, P., & Clarke, T. (2002). Performance-area trade-off of address generators for address decoder-decoupled memory. In DATE \u201902: Proceedings of the conference on design, automation and test in Europe (p. 902). Washington, DC, USA: IEEE Computer Society."},{"key":"165_CR32","unstructured":"Grant, D. M., & Denyer, P. B. (1991). Address generation for array access based on modulus m couters. In EDAC \u201991: In proceedings of the 2nd ACM\/IEEE European conference on design automation (EDAC) (pp. 118\u2013123)."},{"key":"165_CR33","doi-asserted-by":"crossref","unstructured":"Lippens, P., Meerbergan, J. V., der Werf, A.\u00a0V., & Verhaegh, W. (1991). PHIDEO: A silicon compiler for high speed algorithms. In In proceedings of the European conference on design automation (pp. 436\u2013441).","DOI":"10.1109\/EDAC.1991.206442"},{"key":"165_CR34","doi-asserted-by":"crossref","unstructured":"Grant, D. M., Meerbergen, J. V., & Lippens, P. (1994). Optimization of address generator hardware. In DATE \u201994: In proceedings of the 5th ACM\/IEEE European design and test conference (pp. 325\u2013329).","DOI":"10.1109\/EDTC.1994.326857"},{"key":"165_CR35","doi-asserted-by":"crossref","unstructured":"Mathew, B., & Davis, A. (2004). A loop accelerator for low power embedded vliw processors. In Proc of CODES and ISSS. Stockholm, Sweden, September.","DOI":"10.1145\/1016720.1016726"},{"key":"165_CR36","volume-title":"Advanced compiler design and implementation","author":"S. S. Muchnick","year":"1997","unstructured":"Muchnick, S. S. (1997). Advanced compiler design and implementation. San Francisco, CA, USA: Morgan Kaufmann."},{"key":"165_CR37","volume-title":"Optimizing compilers for modern architectures: A dependence-based approach","author":"K. Kennedy","year":"2002","unstructured":"Kennedy, K., & Allen, J. R. (2002). Optimizing compilers for modern architectures: A dependence-based approach. San Francisco, CA, USA: Morgan Kaufmann."},{"key":"165_CR38","volume-title":"Compilers: Principles, techniques, and tools","author":"A. V. Aho","year":"2006","unstructured":"Aho, A. V., Lam, M. S., Sethi, R., & Ullman, J. D. (2006). Compilers: Principles, techniques, and tools (2nd ed.). Boston, MA, USA: Addison Wesley.","edition":"2"},{"key":"165_CR39","volume-title":"Compilers: Principles, techniques, and tools","author":"A. V. Aho","year":"1986","unstructured":"Aho, A. V., Sethi, R., & Ullman, J. D. (1986). Compilers: Principles, techniques, and tools. Boston, MA, USA: Addison Wesley."},{"key":"165_CR40","doi-asserted-by":"crossref","first-page":"597","DOI":"10.1145\/240518.240631","volume-title":"DAC \u201996: Proceedings of the 33rd annual conference on design automation","author":"C. Liem","year":"1996","unstructured":"Liem, C., Paulin, P., & Jerraya, A. (1996). Address calculation for retargetable compilation and exploration of instruction-set architectures. In DAC \u201996: Proceedings of the 33rd annual conference on design automation (pp. 597\u2013600). New York, NY, USA: ACM Press."},{"key":"165_CR41","first-page":"61","volume-title":"In proceedings of the design automation for embedded systems","author":"C. Liem","year":"1997","unstructured":"Liem, C., Paulin, P., & Jerraya, A. (1997). Compilation methods for the address calculation units of embedded processor systems. In In proceedings of the design automation for embedded systems (pp. 61\u201377). The Netherlands: Springer."},{"key":"165_CR42","first-page":"15","volume-title":"ISSS \u201998: Proceedings of the 11th international symposium on system synthesis","author":"W.-K. Cheng","year":"1998","unstructured":"Cheng, W.-K., & Lin, Y.-L. (1998). Addressing optimi zation for loop execution targeting dsp with auto-increment\/decrement architecture. In ISSS \u201998: Proceedings of the 11th international symposium on system synthesis (pp.\u00a015\u201320). Washington, DC, USA: IEEE Computer Society."},{"key":"165_CR43","doi-asserted-by":"crossref","unstructured":"Leupers, R. (2000). Code optimization techniques for embedded processors methods, algorithms, and tools. Kluwer.","DOI":"10.1007\/978-1-4757-3169-9"},{"key":"165_CR44","doi-asserted-by":"crossref","first-page":"619","DOI":"10.1109\/ASPDAC.2002.995005","volume-title":"ASP-DAC \u201902: Proceedings of the 2002 conference on Asia South Pacific design automation\/VLSI design","author":"J. Ramanujam","year":"2002","unstructured":"Ramanujam, J., Krishnamurthy, S., Hong, J., & Kandemir, M. (2002). Address code and arithmetic optimizations for embedded systems. In ASP-DAC \u201902: Proceedings of the 2002 conference on Asia South Pacific design automation\/VLSI design (p. 619). Washington, DC, USA: IEEE Computer Society."},{"key":"165_CR45","doi-asserted-by":"crossref","unstructured":"Leupers, R., & Marwedel, P. (1996). Algorithms for address assignment in DSP code generation. In ICCAD (pp. 109\u2013112).","DOI":"10.1109\/ICCAD.1996.569409"},{"key":"165_CR46","first-page":"287","volume-title":"DAC \u201997: Proceedings of the 34th annual conference on design automation","author":"A. Sudarsanam","year":"1997","unstructured":"Sudarsanam, A., Liao, S., & Devadas, S. (1997). Analysis and evaluation of address arithmetic capabilities in custom dsp architectures. In DAC \u201997: Proceedings of the 34th annual conference on design automation (pp. 287\u2013292). New York, NY, USA: ACM Press."},{"key":"165_CR47","doi-asserted-by":"crossref","unstructured":"Wess, B. (1999). Minimization of data access computation overhead in dsp programs. In In proceedings of design automation for embedded systems (pp. 167\u2013185).","DOI":"10.1023\/A:1008961206784"},{"key":"165_CR48","first-page":"3","volume-title":"ISSS \u201998: Proceedings of the 11th international symposium on system synthesis","author":"R. Leupers","year":"1998","unstructured":"Leupers, R., & David, F. (1998). A uniform optimization technique for offset assignment problems. In ISSS \u201998: Proceedings of the 11th international symposium on system synthesis (pp. 3\u20138). Washington, DC, USA: IEEE Computer Society."},{"key":"165_CR49","doi-asserted-by":"crossref","first-page":"929","DOI":"10.1109\/DATE.1998.655974","volume-title":"DATE \u201998: Proceedings of the conference on design, automation and test in Europe","author":"A. Basu","year":"1998","unstructured":"Basu, A., Leupers, R., & Marwedel, P. (1998). Register-constrained address computation in DSP programs. In DATE \u201998: Proceedings of the conference on design, automation and test in Europe (pp. 929\u2013930). Washington, DC, USA: IEEE Computer Society."},{"key":"165_CR50","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1145\/343647.343683","volume-title":"DATE \u201900: Proceedings of the conference on design, automation and test in Europe","author":"S. Gupta","year":"2000","unstructured":"Gupta, S., Miranda, M., Catthoor, F., & Gupta, R. (2000). Analysis of high-level address code transformations for programmable processors. In DATE \u201900: Proceedings of the conference on design, automation and test in Europe (pp. 9\u201313). New York, NY, USA: ACM Press."},{"key":"165_CR51","doi-asserted-by":"crossref","unstructured":"Ghez, C., Miranda, M., Vandecappelle, A., Catthoor, F., & Verkest, D. (2000). Systematic high-level address code transformations for piece-wise linear indexing: Illustration on a medical imaging algorithm. In Proceedings of the IEEE workshop on signal processing systems (pp. 623\u2013632). IEEE Press.","DOI":"10.1109\/SIPS.2000.886758"},{"key":"165_CR52","volume-title":"Programmable digital signal processors: Architecture, programming, and applications","author":"F. Catthoor","year":"2001","unstructured":"Catthoor, F., Danckaert, K., Kulkarni, C., & Omnes, T. (2001). Programmable digital signal processors: Architecture, programming, and applications. New York, USA: Marcel Dekker."},{"key":"165_CR53","doi-asserted-by":"crossref","first-page":"1277","DOI":"10.1109\/4.535411","volume":"31","author":"R. Gonzalez","year":"1996","unstructured":"Gonzalez, R., & Horowitz, M. (1996). Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31, 1277\u20131284.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"165_CR54","first-page":"56","volume-title":"System design automation\u2014Fundamentals, principles, methods, examples. Chapter high level condition expression transformations for desing exploration","year":"2001","unstructured":"Palkovic, M., Miranda, M., Catthoor, F., & Verkest, D. (2001). System design automation\u2014Fundamentals, principles, methods, examples. Chapter high level condition expression transformations for desing exploration (pp. 56\u201364). Boston, USA: Kluwer, March."},{"key":"165_CR55","doi-asserted-by":"crossref","first-page":"547","DOI":"10.1109\/ASPDAC.2002.994978","volume-title":"ASP-DAC \u201902: Proceedings of the 2002 conference on Asia South Pacific design automation\/VLSI design","author":"M. Palkovic","year":"2002","unstructured":"Palkovic, M., Miranda, M., Denolf, K., Vos, P., & Catthoor, F. (2002). Systematic address and control code transformations for performance optimisation of a MPEG-4 video decoder. In ASP-DAC \u201902: Proceedings of the 2002 conference on Asia South Pacific design automation\/VLSI design (p. 547). Washington, DC, USA: IEEE Computer Society."},{"key":"165_CR56","first-page":"1072","volume-title":"DATE \u201902: Proceedings of the conference on design, automation and test in Europe","author":"M. Palkovic","year":"2002","unstructured":"Palkovic, M., Miranda, M., & Catthoor, F. (2002). Systematic power-performance trade-off in MPEG-4 by means of selective function inlining steered by address optimization opportunities. In DATE \u201902: Proceedings of the conference on design, automation and test in Europe (p. 1072). Washington, DC, USA: IEEE Computer Society."},{"key":"165_CR57","first-page":"410","volume-title":"DATE \u201903: Proceedings of the conference on design, automation and test in Europe","author":"H. Falk","year":"2003","unstructured":"Falk, H., & Marwedel, P. (2003). Control flow driven splitting of loop nests at the source code level. In DATE \u201903: Proceedings of the conference on design, automation and test in Europe (pp. 410\u2013415). Washington, DC, USA: IEEE Computer Society."},{"key":"165_CR58","doi-asserted-by":"crossref","unstructured":"Falk, H., & Verma, M. (2004). Combined data partitioning and loop nest splitting for energy consumption minimization. In SCOPES\u201904: Proceedings of the 8th workshop on software and compilers for embedded systems, September.","DOI":"10.1007\/978-3-540-30113-4_11"},{"key":"165_CR59","unstructured":"Falk, H. (2005). Control flow driven code hoisting at the source code level. In ODES\u201905: Proceedings of the 3rd work shop on optimizations for DSP and embedded systems, March."},{"key":"165_CR60","doi-asserted-by":"crossref","unstructured":"Falk, H., & Marwedel, P. (2004). Source code optimization techniques for data flow dominated embedded software. Springer.","DOI":"10.1007\/978-1-4020-2829-8"},{"issue":"4","key":"165_CR61","doi-asserted-by":"crossref","first-page":"11","DOI":"10.1109\/40.782563","volume":"19","author":"M. J. Flynn","year":"1999","unstructured":"Flynn, M. J., Hung, P., & Rudd, K. W. (1999). Deep-submicron microprocessor design issues. IEEE MICRO, 19(4), 11\u201322, July\u2013August.","journal-title":"IEEE MICRO"},{"key":"165_CR62","unstructured":"DeMan, H. (2005). Ambient intelligence: Giga-scale dreams and nano-scale realities. In Proc of ISSCC, keynote speech, February."},{"issue":"2","key":"165_CR63","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1109\/54.844333","volume":"17","author":"M. F. Jacome","year":"2000","unstructured":"Jacome, M. F., & de Veciana, G. (2000). Design challenges for new application-specific processors. IEEE Design and Test, 17(2), 40\u201350.","journal-title":"IEEE Design and Test"},{"key":"165_CR64","unstructured":"CSEM (2006). Low-power digital signal processing (MACGIC DSP). http:\/\/www.macgic.com ."},{"key":"165_CR65","doi-asserted-by":"crossref","unstructured":"Arm, C., Masgonty, J.-M., Morgan, M., Piguet, C., Pfister, P.-D., Rampogna, F., et al. (2006). Low-power quad-MAC 170 \u00b5W\/MHz 1.0 V MACGIC DSP core. In ESSCIRC\u201906: Proceedings of the 32st European solid-state circuits conference.","DOI":"10.1109\/ESSCIR.2006.307571"},{"issue":"2","key":"165_CR66","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1145\/375977.375978","volume":"6","author":"P. R. Panda","year":"2001","unstructured":"Panda, P. R., Catthoor, F., Dutt, N. D., Danckaert, K., Brockmeyer, E., Kulkarni, C., et al. (2001). Data and memory optimization techniques for embedded systems. ACM Transactions on Design Automation of Electronic Systems, 6(2), 149\u2013206.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"issue":"5","key":"165_CR67","doi-asserted-by":"crossref","first-page":"126","DOI":"10.1109\/JSSC.2003.810056","volume":"38","author":"S. Mathew","year":"2003","unstructured":"Mathew, S., Anders, M., Krishnamurthy, R. K., & Borkar, S. (2003). A 4-GHz 130-nm address generation unit with 32-bit sparse-tree adder core. IEEE Journal of Solid-State Circuits, 38(5), 126\u2013127, May.","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0165-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0165-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0165-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:27Z","timestamp":1559391567000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0165-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,31]]},"references-count":67,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2008,12]]}},"alternative-id":["165"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0165-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,5,31]]}}}