{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T03:58:33Z","timestamp":1649131113218},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2008,4,29]],"date-time":"2008-04-29T00:00:00Z","timestamp":1209427200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1007\/s11265-008-0167-9","type":"journal-article","created":{"date-parts":[[2008,4,28]],"date-time":"2008-04-28T15:44:51Z","timestamp":1209397491000},"page":"187-196","source":"Crossref","is-referenced-by-count":0,"title":["Design, Debug, Deploy: The Creation of Configurable Computing Applications"],"prefix":"10.1007","volume":"53","author":[{"given":"Brent E.","family":"Nelson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brad L.","family":"Hutchings","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael J.","family":"Wirthlin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,4,29]]},"reference":[{"key":"167_CR1","unstructured":"Bertin, P., Roncin, D., & Vuillemin, J. (1989). Introduction to programmable active memories. Tech. Rep.\u00a03, Digital Equipment Corporation Paris Research Laboratory, June."},{"issue":"1","key":"167_CR2","doi-asserted-by":"crossref","first-page":"81","DOI":"10.1109\/2.67197","volume":"24","author":"M. Gokhale","year":"1991","unstructured":"Gokhale, M., Holmes, W., Kopser, A., Lucas, S., Minnich, R., Sweely, D., et al. (1991). Building and using a highly parallel programmable logic array. IEEE Computer, 24(1), 81\u201389, January.","journal-title":"IEEE Computer"},{"key":"167_CR3","doi-asserted-by":"crossref","unstructured":"Amerson, R., Carter, R., Culbertson, B., Kuekes, P., & Snider, G. (1995). Teramac\u2013configurable custom computing. In D.\u00a0A. Buell & K.\u00a0L. Pocek (Eds.), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (pp. 32\u201338). Napa, CA, April.","DOI":"10.1109\/FPGA.1995.477406"},{"key":"167_CR4","doi-asserted-by":"crossref","unstructured":"Amerson, R., Carter, R., Culbertson, W., Kuekes, P., Snider, G., & Albertson, L. (1996). Plasma: An FPGA for million gate systems. In ACM\/SIGDA International Symposium on Field Programmable Gate Arrays. Monterey, CA, February.","DOI":"10.1109\/FPGA.1996.242250"},{"key":"167_CR5","doi-asserted-by":"crossref","unstructured":"Culbertson, W.\u00a0B., Amerson, R., Carter, R.\u00a0J., Kuekes, P., & Snider, G. (1997). Defect tolerance on the teramac custom computer. In J.\u00a0M. Arnold & K.\u00a0L. Pocek (Eds.), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (pp. 116\u2013123). Napa, CA, April.","DOI":"10.1109\/FPGA.1997.624611"},{"issue":"1","key":"167_CR6","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/92.486081","volume":"4","author":"J. Vuillemin","year":"1996","unstructured":"Vuillemin, J., Bertin, P., Roncin, D., Shand, M., Touati, H., & Boucard, P. (1996). Programmable active memories: Reconfigurable systems come of age. IEEE Transactions on VLSI Systems, 4(1), 56\u201369.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"167_CR7","doi-asserted-by":"crossref","unstructured":"Arnold, J.\u00a0M., Buell, D.\u00a0A., & Davis, E.\u00a0G. (1992). Splash 2. In Proceedings of the 4th Annual ACM Symposium on Parallel Algorithms and Architectures (pp. 316\u2013324), June.","DOI":"10.1145\/140901.141896"},{"key":"167_CR8","doi-asserted-by":"crossref","unstructured":"Arnold, J.\u00a0M. (1993). The Splash 2 software environment. In D.\u00a0A. Buell & K.\u00a0L. Pocek (Eds.), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (pp. 88\u201393). Napa, CA, April.","DOI":"10.1109\/FPGA.1993.279475"},{"key":"167_CR9","doi-asserted-by":"crossref","unstructured":"Wirthlin, M.\u00a0J., & Hutchings, B.\u00a0L. (1995). A dynamic instruction set computer. In P.\u00a0Athanas & K.\u00a0L. Pocek (Eds.), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (pp. 99\u2013107). Napa, CA, April.","DOI":"10.1109\/FPGA.1995.477415"},{"key":"167_CR10","doi-asserted-by":"crossref","unstructured":"Milne, G., Cockshott, P., McCaskill, G., & Barrie, P. (1993). Realising massively concurrent systems on the SPACE machine. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, April.","DOI":"10.1109\/FPGA.1993.279482"},{"key":"167_CR11","doi-asserted-by":"crossref","unstructured":"Bellows P., & Hutchings, B.\u00a0L. (1998). JHDL - an HDL for reconfigurable systems. In J.\u00a0M. Arnold & K.\u00a0L. Pocek (Eds.), Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines (pp. 175\u2013184). Napa, CA, April.","DOI":"10.21236\/ADA450477"},{"key":"167_CR12","volume-title":"Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines (p. n\/a)","author":"B. Hutchings","year":"1999","unstructured":"Hutchings, B., Bellows, P., Hawkins, J., Hemmert, S., Nelson, B., & Rytting, M. (1999). A cad suite for high-performance fpga design. In K.\u00a0L. Pocek & J.\u00a0M. Arnold (Eds.), Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines (p. n\/a). Napa, CA: IEEE Computer Society IEEE, April."},{"key":"167_CR13","doi-asserted-by":"crossref","unstructured":"Hutchings B., & Nelson, B. (2000). Using general-purpose programming languages for FPGA design. In Proceedings of the 37th Design Automation Conference, (pp. 561-566) June.","DOI":"10.1145\/337292.337581"},{"issue":"1","key":"167_CR14","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/92.920834","volume":"9","author":"B. Hutchings","year":"2001","unstructured":"Hutchings B., & Nelson, B. (2001). Unifying simulation and execution in a design environment for FPGA systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(1), 201\u2013205, February.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"167_CR15","doi-asserted-by":"crossref","unstructured":"Scott Hemmert, K., Tripp, J.\u00a0L., Hutchings, B.\u00a0L., & Jackson, P.\u00a0A. (2003). Source level debugger for the sea cucumber synthesizing compiler. In K.\u00a0L. Pocek & J.\u00a0M. Arnold (Eds.), Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 03), IEEE Computer Society, (pp. 228\u2013237). IEEE Computer Society Press, April.","DOI":"10.1109\/FPGA.2003.1227258"},{"key":"167_CR16","doi-asserted-by":"crossref","unstructured":"Tripp, J.\u00a0L., Jackson, P.\u00a0A., & Hutchings, B.\u00a0L. (2002). Sea cucumber: A synthesizing compiler for FPGAs. In Proceedings of the 12th International Workshop on Field Programmable Logic and Applications. Lecture Notes in Computer Science, vol. 2438 (p. 875). Springer-Verlag, September.","DOI":"10.1007\/3-540-46117-5_90"},{"key":"167_CR17","unstructured":"Graham, P.\u00a0S. (2001). Logical hardware debuggers for FPGA-based systems. Ph.D. thesis, Brigham Young University."},{"key":"167_CR18","unstructured":"Graham, P., Nelson, B., & Hutchings, B. (2001). Instrumenting bitstreams for Debugging FPGA circuits. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2001), April."},{"key":"167_CR19","doi-asserted-by":"crossref","unstructured":"Wheeler, T., Graham, P., Nelson, B., & Hutchings, B. (2001). Using design-level scan to improve FPGA design observability and controllability for functional verification. In Proceedings of the 11th International Workshop on Field Programmable Logic and Applications. Lecture Notes in Computer Science, vol. 2147 (pp. 483\u2013492). Springer-Verlag, August\/September.","DOI":"10.1007\/3-540-44687-7_50"},{"key":"167_CR20","doi-asserted-by":"crossref","unstructured":"Landaker, W.\u00a0J., Wirthlin, M.\u00a0J., & Hutchings, B.\u00a0L. (2002). Multitasking hardware on the SLAAC1-V reconfigurable computing system. In Proceedings of the 12th International Workshop on Field Programmable Logic and Applications. Lecture Notes in Computer Science, vol. 2438 (p. 806). Springer-Verlag, September.","DOI":"10.1007\/3-540-46117-5_83"},{"key":"167_CR21","unstructured":"Slade, A.\u00a0L. (2003). Designing, debugging, and deploying configurable computing machine-based applications using reconfigurable computing application frameworks. MS Thesis, Brigham Young University."},{"key":"167_CR22","doi-asserted-by":"crossref","unstructured":"Hutchings, B.\u00a0L., Franklin, R., & Carver, D. (2002). Assisting network intrusion detection with reconfigurable hardware. In Proceedings of 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (p. 111), April.","DOI":"10.1109\/FPGA.2002.1106666"},{"key":"167_CR23","doi-asserted-by":"crossref","unstructured":"Poetter, A., Hunter, J., Patterson, C., Athanas, P., Nelson, B., & Steiner, N. (2004). JHDLBits: The merging of two worlds. In Proceedings of the 14th International Conference on Field Programmable Logic and Applications (FPL\u20192004), August.","DOI":"10.1007\/978-3-540-30117-2_43"},{"key":"167_CR24","doi-asserted-by":"crossref","unstructured":"Graham, P., Hutchings, B., & Nelson, B. (2000). Improving the FPGA design process through determining and applying logical-to-physical design mappings. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM\u20192000), April.","DOI":"10.21236\/ADA451583"},{"key":"167_CR25","unstructured":"Roesch, M. (1999). Snort \u2014 Lightweight intrusion detection for networks. In 13th Systems Administration Conference (LISA \u201999), November."},{"key":"167_CR26","first-page":"91","volume-title":"FCCM \u201901: Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines","author":"S. Singh","year":"2001","unstructured":"Singh, S., & James-Roxby, P. (2001). Lava and jbits: From hdl to bitstream in seconds. In FCCM \u201901: Proceedings of the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (pp. 91\u2013100). Washington, DC, USA: IEEE Computer Society."},{"key":"167_CR27","doi-asserted-by":"crossref","unstructured":"Slade, A., & Nelson, B. (2003). Reconfigurable computing application frameworks. In K.\u00a0L. Pocek & J.\u00a0M. Arnold (Eds.), Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM \u201903), IEEE Computer Society. IEEE Computer Society Press, April.","DOI":"10.21236\/ADA451424"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0167-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0167-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0167-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:27Z","timestamp":1559391567000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0167-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,29]]},"references-count":27,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2008,11]]}},"alternative-id":["167"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0167-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,4,29]]}}}