{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:15:57Z","timestamp":1759331757012},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2008,4,5]],"date-time":"2008-04-05T00:00:00Z","timestamp":1207353600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1007\/s11265-008-0172-z","type":"journal-article","created":{"date-parts":[[2008,4,4]],"date-time":"2008-04-04T11:53:55Z","timestamp":1207310035000},"page":"5-19","source":"Crossref","is-referenced-by-count":22,"title":["FlexCore: Utilizing Exposed Datapath Control for Efficient Computing"],"prefix":"10.1007","volume":"57","author":[{"given":"Martin","family":"Thuresson","sequence":"first","affiliation":[]},{"given":"Magnus","family":"Sj\u00e4lander","sequence":"additional","affiliation":[]},{"given":"Magnus","family":"Bj\u00f6rk","sequence":"additional","affiliation":[]},{"given":"Lars","family":"Svensson","sequence":"additional","affiliation":[]},{"given":"Per","family":"Larsson-Edefors","sequence":"additional","affiliation":[]},{"given":"Per","family":"Stenstrom","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,4,5]]},"reference":[{"key":"172_CR1","unstructured":"Hughes, J., Jeppson, K., Larsson-Edefors, P., Sheeran, M., Stenstrom, P., & Svensson, L. J. (2003). FlexSoC: Combining flexibility and efficiency in SoC designs. In Proceedings of the IEEE NorChip conference."},{"key":"172_CR2","doi-asserted-by":"crossref","unstructured":"Reshadi, M., Gorjiara, B., & Gajski, D. (2005). Utilizing horizontal and vertical parallelism with no-instruction-set compiler for custom datapaths. In International conference on computer design (ICCD), October.","DOI":"10.1109\/ICCD.2005.112"},{"key":"172_CR3","unstructured":"M\u00e5rts, J., & Carlqvist, T. (2006) A hardware audio decoder using flexible datapaths. MSc Thesis, Chalmers University of Technology, March."},{"key":"172_CR4","unstructured":"Patterson, D. A., & Hennessy, J. L. (1998). Computer organization & design, the hardware\/software interface (2nd\u00a0ed.). Morgan Kaufman."},{"issue":"2","key":"172_CR5","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P. Kongetira","year":"2005","unstructured":"Kongetira, P., Aingaran, K., & Olukotun, K. (2005). Niagara: A 32-way multithreaded sparc processor. IEEE Micro, 25(2), 21\u201329.","journal-title":"IEEE Micro"},{"issue":"2","key":"172_CR6","doi-asserted-by":"crossref","first-page":"506","DOI":"10.1145\/1080695.1070012","volume":"33","author":"S. Balakrishnan","year":"2005","unstructured":"Balakrishnan, S., Rajwar, R., Upton, M., & Lai, K. (2005). The impact of performance asymmetry in emerging multicore architectures. SIGARCH Computer Architecture News, 33(2), 506\u2013517.","journal-title":"SIGARCH Computer Architecture News"},{"key":"172_CR7","doi-asserted-by":"crossref","unstructured":"Reshadi, M., & Gajski, D. (2005). A cycle-accurate compilation algorithm for custom pipelined datapaths. In International symposium on hardware\/software codesign and system synthesis (CODES+ISSS), September.","DOI":"10.1145\/1084834.1084845"},{"key":"172_CR8","unstructured":"Encounter User Guid Version 6.2."},{"key":"172_CR9","doi-asserted-by":"crossref","unstructured":"Sj\u00e4lander, M., Larsson-Edefors, P., & Bj\u00f6rk, M. (2007). A flexible datapath interconnect for embedded applications. In IEEE Computer Society Annual Symposium on VLSI, May.","DOI":"10.1109\/ISVLSI.2007.4"},{"key":"172_CR10","doi-asserted-by":"crossref","unstructured":"Hartenstein, R. (2001). A decade of reconfigurable computing: a visionary retrospective. In Proceedings of design, automation and test in Europe, 2001 (pp. 642\u2013649), March.","DOI":"10.1109\/DATE.2001.915091"},{"key":"172_CR11","first-page":"225","volume-title":"ISCA \u201900: Proceedings of the 27th annual international symposium on computer architecture","author":"Z. A. Ye","year":"2000","unstructured":"Ye, Z. A., Moshovos, A., Hauck, S., & Banerjee, P. (2000). CHIMAERA: A high-performance architecture with a tightly-coupled reconfigurable functional unit. In ISCA \u201900: Proceedings of the 27th annual international symposium on computer architecture (pp. 225\u2013235). New York, NY, USA: ACM Press."},{"key":"172_CR12","first-page":"2","volume-title":"ISCA \u201904: Proceedings of the 31st annual international symposium on computer architecture","author":"M. B. T.","year":"2004","unstructured":"M. B. T. et al. (2004). Evaluation of the RAW microprocessor: An exposed-wire-delay architecture for ILP and streams. In ISCA \u201904: Proceedings of the 31st annual international symposium on computer architecture (p.\u00a02). Washington, DC, USA: IEEE Computer Society."},{"issue":"1","key":"172_CR13","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1145\/980152.980156","volume":"1","author":"K. S.","year":"2004","unstructured":"K. S. et al. (2004). TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP. ACM Trans. Archit. Code Optim., 1(1), 62\u201393.","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"172_CR14","unstructured":"Gorjiara, B., Reshadi, M., & Gajski, D. (2006). Designing a custom architecture for DCT using NISC design flow. In ASP-DAC\u201906 Design contest."},{"issue":"12\u201313","key":"172_CR15","doi-asserted-by":"crossref","first-page":"949","DOI":"10.1016\/S1383-7621(98)00046-0","volume":"45","author":"H. Corporaal","year":"1999","unstructured":"Corporaal, H. (1999). Ttas: Missing the ilp complexity wall. Journal of Systems Architecture, 45(12\u201313), 949\u2013973.","journal-title":"Journal of Systems Architecture"},{"key":"172_CR16","doi-asserted-by":"crossref","unstructured":"Liang, X., Athalye, A., & Hong, S. (2005). Dynamic coarse grain dataflow reconfiguration technique for real-time systems design. In The 2005 IEEE international symposium on circuits and systems (pp. 3511\u20133514). IEEE Computer Society, May.","DOI":"10.1109\/ISCAS.2005.1465386"},{"key":"172_CR17","doi-asserted-by":"crossref","unstructured":"Nia, E., & Fatemi, O. (2003). Multimedia extensions for DLX processor. In Proceedings of the 10th IEEE international conference on electronics, circuits and systems (pp. 1010\u20131013), December.","DOI":"10.1109\/ICECS.2003.1301680"},{"key":"172_CR18","unstructured":"Cheng, A., Tyson, G., & Mudge, T. (2004). FITS: Framework-based instruction-set tuning synthesis for embedded application specific processors. In DAC \u201904: Proceedings of the 41st annual conference on design automation (pp. 920\u2013923). ACM Press."},{"key":"172_CR19","doi-asserted-by":"crossref","unstructured":"Cheng, A., Tyson, G., & Mudge, T. (2005). PowerFITS: Reduce dynamic and static i-cache power using application specific instruction set synthesis. In Performance analysis of systems and software, 2005. ISPASS 2005. IEEE International Symposium on (pp. 32\u201341).","DOI":"10.1109\/ISPASS.2005.1430557"},{"issue":"2","key":"172_CR20","doi-asserted-by":"crossref","first-page":"299","DOI":"10.1147\/rd.502.0299","volume":"50","author":"A. C. Cheng","year":"2006","unstructured":"Cheng, A. C., & Tyson, G. S. (2006). High-quality ISA synthesis for low-power cache designs in embedded microprocessors. IBM Journal of Research and Development, 50(2), 299\u2013309.","journal-title":"IBM Journal of Research and Development"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0172-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0172-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0172-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:27Z","timestamp":1559377167000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0172-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,5]]},"references-count":20,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,10]]}},"alternative-id":["172"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0172-z","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,4,5]]}}}