{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:41:21Z","timestamp":1758894081281},"reference-count":22,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2008,4,26]],"date-time":"2008-04-26T00:00:00Z","timestamp":1209168000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1007\/s11265-008-0173-y","type":"journal-article","created":{"date-parts":[[2008,4,25]],"date-time":"2008-04-25T16:51:36Z","timestamp":1209142296000},"page":"21-32","source":"Crossref","is-referenced-by-count":4,"title":["Parallel Memory Architecture for Application-Specific Instruction-Set Processors"],"prefix":"10.1007","volume":"57","author":[{"given":"Teemu","family":"Pitk\u00e4nen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarno K.","family":"Tanskanen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Risto","family":"M\u00e4kinen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,4,26]]},"reference":[{"key":"173_CR1","unstructured":"Sawyer, N., & Defossez, M. (2002). Quad-port memories in Virtex devices. Xilinx application note, XAPP228 (v1.0) (September 24)."},{"key":"173_CR2","first-page":"205","volume-title":"ARC 2006, LNCS (Vol. 3985)","author":"S. S. Ang","year":"2006","unstructured":"Ang, S. S., Constantinides, G., Cheung, P., & Luk, W. (2006). A flexible multi-port caching scheme for reconfigurable platforms. In K. Bertels, et al. (Eds.), ARC 2006, LNCS (Vol. 3985, pp. 205\u2013216). New York: Springer."},{"issue":"6","key":"173_CR3","doi-asserted-by":"crossref","first-page":"29","DOI":"10.1109\/MM.1986.304807","volume":"6","author":"K. L. Kloker","year":"1986","unstructured":"Kloker, K. L. (1986). The Motorola DSP56000 digital signal processor. IEEE Micro, 6(6), 29\u201348 (December).","journal-title":"IEEE Micro"},{"key":"173_CR4","doi-asserted-by":"crossref","unstructured":"Kaneko, K., Nakagawa, T., Kiuchi, A., Hagiwara, Y., Ueda, H., Matsushima, H., et al. (1987). A 50ns DSP with parallel processing architecture. In IEEE int. solid-state circuits conference, digest of technical papers. (pp. 158\u2013159) (February).","DOI":"10.1109\/ISSCC.1987.1157130"},{"key":"173_CR5","doi-asserted-by":"crossref","unstructured":"Sohi, G. S., & Franklin, M. (1991). High-bandwidth data memory systems for superscalar processors. In Proc. 4th int. conf. architectural support for programming languages and operating systems, Santa Clara, CA, U.S.A. (pp. 53\u201362) (April 8\u201311).","DOI":"10.1145\/106972.106980"},{"key":"173_CR6","doi-asserted-by":"crossref","unstructured":"Juan, T., Navarro, J. J., & Temam, O. (1997). Data caches for superscalar processors. In Proc. 11th int. conf. supercomputing, Vienna, Austria, (pp. 60\u201367) (July 7\u201311).","DOI":"10.1145\/263580.263595"},{"key":"173_CR7","doi-asserted-by":"crossref","unstructured":"Rivers, J. A., Tyson, G. S., Davidson, E. S., & Austin, T. M. (1997). On high-bandwidth data cache design for multi-issue processors. In Proc. 30th ann. ACM\/IEEE int. symp. microarchitecture, research triangle park, NC, U.S.A. (pp. 46\u201356) (December 1\u20133).","DOI":"10.1109\/MICRO.1997.645796"},{"key":"173_CR8","doi-asserted-by":"crossref","unstructured":"Zhu, Z., Johguchi, K., Mattausch, H. J., Koide, T., Hirakawa, T., & Hironaka, T. (2003). A novel hierarchical multi-port cache. In Proc. 29th European solid-state circuits conf., Estoril, Portugal (pp. 405\u2013408) (September 16\u201318).","DOI":"10.1109\/ESSCIRC.2003.1257158"},{"key":"173_CR9","doi-asserted-by":"crossref","unstructured":"Patel, K., Macii, E., & Poncino, M. (2004). Energy-performance tradeoffs for the shared memory in multi-processor systems-on-chip. In Proc. IEEE int. symp. circuits and systems, Vancouver, British Columbia, Canada (Vol. 2, pp. 361\u2013364) (May 23\u201326).","DOI":"10.1109\/ISCAS.2004.1329283"},{"issue":"12","key":"173_CR10","doi-asserted-by":"crossref","first-page":"1566","DOI":"10.1109\/T-C.1971.223171","volume":"C-20","author":"P. Budnik","year":"1971","unstructured":"Budnik, P., & Kuck, D. J. (1971). The organization and use of parallel memories. IEEE transactions on computers, C-20(12), 1566\u20131569 (December).","journal-title":"IEEE transactions on computers"},{"issue":"4","key":"173_CR11","doi-asserted-by":"crossref","first-page":"361","DOI":"10.1109\/71.219753","volume":"4","author":"K. Kim","year":"1993","unstructured":"Kim, K., & Prasanna, V. K. (1993). Latin squares for parallel array access. IEEE Transactions on Parallel and Distributed Systems, 4(4), 361\u2013370 (April).","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"173_CR12","unstructured":"Frailong, J. M., Jalby, W., & Lenfant, J. (1985). XOR-schemes: A flexible data organization in parallel memories. In Proc. int. conf. parallel process. (pp. 276\u2013283), (August 20\u201323)."},{"issue":"2","key":"173_CR13","doi-asserted-by":"crossref","first-page":"162","DOI":"10.1006\/jpdc.1995.1038","volume":"25","author":"Z. Liu","year":"1995","unstructured":"Liu, Z., & Li, X. (1995). XOR storage schemes for frequently used data patterns. Journal of Parallel and Distributed Computing, 25(2), 162\u2013173 (March).","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"6","key":"173_CR14","doi-asserted-by":"crossref","first-page":"595","DOI":"10.1109\/71.506698","volume":"7","author":"A. Deb","year":"1996","unstructured":"Deb, A. (1996). Multiskewing \u2013 a novel technique for optimal parallel memory access. IEEE Transactions on Parallel and Distributed Systems 7(6), 595\u2013604 (June).","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"173_CR15","doi-asserted-by":"crossref","unstructured":"Rau, B. R. (1991). Pseudo-randomly interleaved memory. In Proc. 18th ann. int. symp. computer architecture, Toronto, Ontario, Canada. (pp. 74\u201383) (May 27\u201330).","DOI":"10.1145\/115953.115961"},{"issue":"2","key":"173_CR16","doi-asserted-by":"crossref","first-page":"248","DOI":"10.1006\/jpdc.1995.1063","volume":"26","author":"A. Seznec","year":"1995","unstructured":"Seznec, A., & Lenfant, J. (1995). Odd memory systems: a new approach. Journal of Parallel and Distributed Computing, 26(2), 248\u2013256 (April).","journal-title":"Journal of Parallel and Distributed Computing"},{"issue":"2","key":"173_CR17","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1007\/s11265-005-4962-2","volume":"40","author":"J. K. Tanskanen","year":"2005","unstructured":"Tanskanen, J. K., Creutzburg, R., & Niittylahti, J. T. (2005). On design of parallel memory access schemes for video coding. Journal of VLSI Signal Processing, 40(2), 215\u2013237 (June).","journal-title":"Journal of VLSI Signal Processing"},{"key":"173_CR18","first-page":"227","volume-title":"Embedded computer systems: Architectures, modeling, and simulation: Proc. 6th int. workshop SAMOS 2006. LNCS, (Vol. 4017)","author":"T. Pitk\u00e4nen","year":"2006","unstructured":"Pitk\u00e4nen, T., M\u00e4kinen, R., Heikkinen, J., Partanen, T., & Takala, J. (2006). Low-power, high-performance TTA processor for 1024-point fast fourier transform. In S. Vassiliadis, et al. (Eds.), Embedded computer systems: Architectures, modeling, and simulation: Proc. 6th int. workshop SAMOS 2006. LNCS, (Vol. 4017, pp. 227\u2013236). New York: Springer."},{"key":"173_CR19","volume-title":"Microprocessor architectures: From VLIW to TTA","author":"H. Corporaal","year":"1997","unstructured":"Corporaal, H. (1997). Microprocessor architectures: From VLIW to TTA. Chichester: Wiley."},{"key":"173_CR20","doi-asserted-by":"crossref","unstructured":"J\u00e4\u00e4skel\u00e4inen, P., Guzma, V., Cilio, A., Takala, J. (2007). Codesign toolset for application-specific instruction-set processors. In Proc. SPIE - multimedia on mobile devices. 05070X\u20131\u201310.","DOI":"10.1117\/12.707233"},{"key":"173_CR21","doi-asserted-by":"crossref","unstructured":"Takala, J. H., J\u00e4rvinen, T. S., & Sorokin, H. T. (2003). Conflict-free parallel memory access scheme for FFT processors. In Proc. IEEE int. symp. circuit syst. Bangkok, Thailand (Vol. 4., pp. 524\u2013527) (May 25\u201328).","DOI":"10.1109\/ISCAS.2003.1205957"},{"key":"173_CR22","doi-asserted-by":"crossref","unstructured":"Aho, E., Vanne, J., & H\u00e4m\u00e4l\u00e4inen, T. D. (2006). Parallel memory implementation for arbitrary stride accesses. In Proc. int. conf. embedded comput. syst. architectures modeling simulation, (pp. 1\u20136) Samos, Greece (July).","DOI":"10.1109\/ICSAMOS.2006.300801"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0173-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0173-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0173-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:27Z","timestamp":1559391567000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0173-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,26]]},"references-count":22,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,10]]}},"alternative-id":["173"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0173-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,4,26]]}}}