{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:32:06Z","timestamp":1774801926904,"version":"3.50.1"},"reference-count":32,"publisher":"Springer Science and Business Media LLC","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1007\/s11265-008-0175-9","type":"journal-article","created":{"date-parts":[[2008,4,11]],"date-time":"2008-04-11T13:25:30Z","timestamp":1207920330000},"page":"89-105","source":"Crossref","is-referenced-by-count":10,"title":["Instruction-Level Fault Tolerance Configurability"],"prefix":"10.1007","volume":"57","author":[{"given":"Demid","family":"Borodin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B. H. H. (Ben)","family":"Juurlink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stamatis","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,4,12]]},"reference":[{"key":"175_CR1","doi-asserted-by":"crossref","unstructured":"Shivakumar, P., Kistler, M., Keckler, S. W., Burger, D., & Alvisi, L. (2002). Modeling the effect of technology trends on the soft error rate of combinational logic. In DSN-02: Proc. 2002 int. conf. on dependable systems and networks (pp. 389\u2013398). Washington, DC, USA.","DOI":"10.1109\/DSN.2002.1028924"},{"key":"175_CR2","volume-title":"Error-control coding for computer systems","author":"T. R. N. Rao","year":"1989","unstructured":"Rao, T. R. N., & Fujiwara, E. (1989). Error-control coding for computer systems. Upper Saddle River, NJ, USA: Prentice-Hall, Inc."},{"key":"175_CR3","doi-asserted-by":"crossref","unstructured":"Hareland, S., Maiz, J., Alavi, M., Mistry, K., Walsta, S., & Dai, C. (2001). Impact of CMOS process scaling and SOI on the soft error rates of logic processes. VLSI technology. Digest of technical papers (pp. 73\u201374).","DOI":"10.1109\/VLSIT.2001.934953"},{"key":"175_CR4","doi-asserted-by":"crossref","unstructured":"Saxena, N. R., & McCluskey, E. J. (1998). Dependable adaptive computing systems\u2014the ROAR project. In Proc. IEEE systems, man, and cybernetics conf (vol. 3, pp. 2172\u20132177) (October).","DOI":"10.1109\/ICSMC.1998.724977"},{"issue":"11","key":"175_CR5","doi-asserted-by":"crossref","first-page":"257","DOI":"10.1145\/356989.357013","volume":"35","author":"K. Sundaramoorthy","year":"2000","unstructured":"Sundaramoorthy, K., Purser, Z., & Rotenberg, E. (2000). Slipstream processors: Improving both performance and fault tolerance. ACM SIGPLAN Notices, 35(11), 257\u2013268.","journal-title":"ACM SIGPLAN Notices"},{"key":"175_CR6","unstructured":"Purser, Z., Sundaramoorthy, K., & Rotenberg, E. (2000). A study of slipstream processors. In MICRO-33: Proc. 33rd annual ACM\/IEEE int. symp. on microarchitecture (pp. 269\u2013280). New York, NY, USA."},{"issue":"3","key":"175_CR7","doi-asserted-by":"crossref","first-page":"216","DOI":"10.1109\/MDT.2004.8","volume":"21","author":"M. A. Breuer","year":"2004","unstructured":"Breuer, M. A., Gupta, S. K., & Mak, T. M. (2004). Defect and error tolerance in the presence of massive numbers of defects. IEEE Design and Test of Computers, 21(3), 216\u2013227.","journal-title":"IEEE Design and Test of Computers"},{"key":"175_CR8","unstructured":"Chung, H., & Ortega, A. (2005). Analysis and testing for error tolerant motion estimation. In DFT-05: Proc. 20th IEEE Int. symp. on defect and fault tolerance in VLSI systems (pp. 514\u2013522). Washington, DC, USA (October)."},{"key":"175_CR9","unstructured":"Reis, G. A., Chang, J., Vachharajani, N., Rangan, R., & August, D. I. (2005). SWIFT: Software implemented fault tolerance. In CGO \u201905: Proc. of the int. symp. on code generation and optimization (pp. 243\u2013254). Washington, DC, USA."},{"issue":"4","key":"175_CR10","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/TR.2002.804735","volume":"51","author":"N. Oh","year":"2002","unstructured":"Oh, N., & McCluskey, E. J. (2002). Error detection by selective procedure call duplication for low energy consumption. IEEE Transactions on Reliability, 51(4), 392\u2013402 (December).","journal-title":"IEEE Transactions on Reliability"},{"issue":"1","key":"175_CR11","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1109\/24.994913","volume":"51","author":"N. Oh","year":"2002","unstructured":"Oh, N., Shirvani, P. P., & McCluskey, E. J. (2002). Error detection by duplicated instructions in super-scalar processors. IEEE Transactions on Reliability, 51(1), 63\u201375 (March).","journal-title":"IEEE Transactions on Reliability"},{"issue":"7","key":"175_CR12","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1109\/TC.1982.1676066","volume":"C-31","author":"D. J. Lu","year":"1982","unstructured":"Lu, D. J. (1982). Watchdog processors and structural integrity checking. IEEE Transactions on Computers, C-31(7), 681\u2013685 (July).","journal-title":"IEEE Transactions on Computers"},{"issue":"2","key":"175_CR13","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/12.2145","volume":"37","author":"A. Mahmood","year":"1988","unstructured":"Mahmood, A., & McCluskey, E. J. (1988). Concurrent error detection using watchdog processors\u2013a survey. IEEE Transactions on Computers, 37(2), 160\u2013174 (February).","journal-title":"IEEE Transactions on Computers"},{"key":"175_CR14","first-page":"43","volume-title":"Automata studies, volume\u00a034 of annals of mathematics studies","author":"J. Neumann von","year":"1956","unstructured":"von Neumann, J. (1956). Probabilistic logics and the synthesis of reliable organisms from unreliable components. In Automata studies, volume\u00a034 of annals of mathematics studies, (pp. 43\u201398). Princeton, NJ: Princeton University Press."},{"key":"175_CR15","unstructured":"Johnson, B. W. (1989). Design and analysis of fault-tolerant digital systems. Addison-Wesley (January)."},{"key":"175_CR16","unstructured":"Hennessy, J. L., & Patterson, D. A. (2003). Computer architecture, a quantitative approach (3rd ed). Morgan Kaufmann (May)."},{"key":"175_CR17","doi-asserted-by":"crossref","unstructured":"Franklin, M. (1995). A study of time redundant fault tolerance techniques for superscalar processors. IEEE Int. workshop on defect and fault tolerance in VLSI systems (pp. 207\u2013215) (November).","DOI":"10.1109\/DFTVS.1995.476954"},{"key":"175_CR18","doi-asserted-by":"crossref","unstructured":"Ray, J., Hoe, J. C., & Falsafi, B. (2001). Dual use of superscalar datapath for transient-fault detection and recovery. MICRO-34 (pp. 214\u2013224) (December).","DOI":"10.1109\/MICRO.2001.991120"},{"key":"175_CR19","doi-asserted-by":"crossref","unstructured":"Austin, T. M. (1999). DIVA: A reliable substrate for deep submicron microarchitecture design. In MICRO-32: Proc. 32nd annual ACM\/IEEE Int. symp. on microarchitecture (pp. 196\u2013207). Washington, DC, USA (June).","DOI":"10.1109\/MICRO.1999.809458"},{"key":"175_CR20","unstructured":"Chatterjee, S., Weaver, C., & Austin, T. (2000). Efficient checker processor design. In MICRO-33: Proc. 33rd annual ACM\/IEEE int. symp. on microarchitecture (pp. 87\u201397). New York, NY, USA."},{"key":"175_CR21","doi-asserted-by":"crossref","unstructured":"Weaver, C., & Austin, T. (2001). A fault tolerant approach to microprocessor design. Dependable systems and networks (pp. 411\u2013420) (July).","DOI":"10.1109\/DSN.2001.941425"},{"key":"175_CR22","unstructured":"Tullsen, D. M., Eggers, S. J., & Levy, H. M. (1995). Simultaneous multithreading: Maximizing on-chip parallelism. In ISCA-95: Proc. 22nd annual int. symp. on computer architecture (pp. 392\u2013403). New York, NY, USA."},{"key":"175_CR23","doi-asserted-by":"crossref","unstructured":"Rotenberg, E. (1999). AR-SMT: A microarchitectural approach to fault tolerance in microprocessors. In FTCS-29 (pp. 84\u201391). Madison, Wisconsin, USA (June).","DOI":"10.1109\/FTCS.1999.781037"},{"key":"175_CR24","doi-asserted-by":"crossref","unstructured":"Reinhardt, S. K., & Mukherjee, S. S. (2000). Transient fault detection via simultaneous multithreading. In ISCA-00: Proc. 27th annual int. symp. on computer architecture (pp. 25\u201336). New York, NY, USA.","DOI":"10.1145\/339647.339652"},{"key":"175_CR25","unstructured":"Vijaykumar, T. N., Pomeranz, I., & Cheng, K. (2002). Transient-fault recovery using simultaneous multithreading. In ISCA-02: Proc. 29th annual int. symp. on computer architecture (pp. 87\u201398). Washington, DC, USA."},{"key":"175_CR26","doi-asserted-by":"crossref","unstructured":"Olukotun, K., Nayfeh, B. A., Hammond, L., Wilson, K., & Chang, K. (1996). The case for a single-chip multiprocessor. In ASPLOS-VII: Proc. seventh int. conf. on architectural support for programming languages and operating systems (pp. 2\u201311). New York, NY, USA.","DOI":"10.1145\/237090.237140"},{"issue":"12","key":"175_CR27","doi-asserted-by":"crossref","first-page":"1093","DOI":"10.1109\/TC.1978.1675011","volume":"C-27","author":"Reynolds","year":"1978","unstructured":"Reynolds & Metze, G. (1978). Fault detection capabilities of alternating logic. IEEE Transactions on Computers, C-27 (12), 1093\u20131098 (December).","journal-title":"IEEE Transactions on Computers"},{"issue":"7","key":"175_CR28","doi-asserted-by":"crossref","first-page":"589","DOI":"10.1109\/TC.1982.1676055","volume":"C-31","author":"J. H. Patel","year":"1982","unstructured":"Patel, J. H., & Fung, L. Y. (1982). Concurrent error detection in ALU\u2019s by recomputing with shifted operands. IEEE Transactions on Computers, C-31(7), 589\u2013595 (July).","journal-title":"IEEE Transactions on Computers"},{"issue":"3","key":"175_CR29","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/268806.268810","volume":"25","author":"D. Burger","year":"1997","unstructured":"Burger, D., & Austin, T. M. (1997). The simplescalar tool set, version 2.0. SIGARCH Computer Architecture News, 25(3), 13\u201325.","journal-title":"SIGARCH Computer Architecture News"},{"issue":"2","key":"175_CR30","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1109\/2.982917","volume":"35","author":"T. Austin","year":"2002","unstructured":"Austin, T., Larson, E., & Ernst, D. (2002). SimpleScalar: An infrastructure for computer system modeling. Computer, 35(2), 59\u201367.","journal-title":"Computer"},{"key":"175_CR31","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., & Martonosi, M. (2000). Wattch: A framework for architectural-level power analysis and optimizations. In ISCA-00: Proc. of the 27th annual int. symp. on computer architecture (pp. 83\u201394). New York, NY, USA.","DOI":"10.1145\/339647.339657"},{"key":"175_CR32","unstructured":"Independent JPEG Group webpage. http:\/\/www.ijg.org\/ ."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0175-9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,10]],"date-time":"2019-05-10T03:47:21Z","timestamp":1557460041000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0175-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,4,12]]},"references-count":32,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,10]]}},"alternative-id":["175"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0175-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,4,12]]}}}