{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:56:43Z","timestamp":1761580603178},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1007\/s11265-008-0176-8","type":"journal-article","created":{"date-parts":[[2008,5,19]],"date-time":"2008-05-19T16:09:22Z","timestamp":1211213362000},"page":"73-88","source":"Crossref","is-referenced-by-count":36,"title":["Leakage-Aware Multiprocessor Scheduling"],"prefix":"10.1007","volume":"57","author":[{"given":"Pepijn","family":"de Langen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,5,20]]},"reference":[{"issue":"7","key":"176_CR1","doi-asserted-by":"crossref","first-page":"686","DOI":"10.1109\/TPDS.2003.1214320","volume":"14","author":"D. Zhu","year":"2003","unstructured":"Zhu, D., Melhem, R., & Childers, B. (2003). Scheduling with dynamic voltage\/speed adjustment using slack reclamation in multiprocessor real-time systems. IEEE Transactions on Parallel and Distributed Systems, 14(7), 686\u2013700.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"176_CR2","doi-asserted-by":"crossref","unstructured":"de\u00a0Langen, P. J., & Juurlink, B. (2006). Leakage-aware multiprocessor scheduling for low power. In Proc. Int. Parallel and Distributed Processing Symp.","DOI":"10.1109\/IPDPS.2006.1639317"},{"key":"176_CR3","doi-asserted-by":"crossref","unstructured":"de\u00a0Langen, P. J., & Juurlink, B. (2007). Trade-offs between voltage scaling and processor shutdown for low-energy embedded multiprocessors. In Proc. Int. Workshop on Computer Systems: Architectures, Modelling, and Simulation (pp. 75\u201385).","DOI":"10.1007\/978-3-540-73625-7_10"},{"key":"176_CR4","unstructured":"ARM Ltd (2008). ARM11 MPCore. http:\/\/www.arm.com\/products\/CPUs\/ARM11MPCoreMultiprocessor.html ."},{"key":"176_CR5","doi-asserted-by":"crossref","unstructured":"Hofstee, H. (2005). Power efficient processor architecture and the cell processor. In Proc. Int. Symp. on High-Performance Computer Architecture (pp. 258\u2013262).","DOI":"10.1109\/HPCA.2005.26"},{"issue":"4","key":"176_CR6","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1109\/40.782564","volume":"19","author":"S. Borkar","year":"1999","unstructured":"Borkar, S. (1999). Design challenges of technology scaling. IEEE Micro, 19(4), 23\u201329.","journal-title":"IEEE Micro"},{"key":"176_CR7","doi-asserted-by":"crossref","unstructured":"Duarte, D., Vijaykrishnan, N., Irwin, M., & Tsai, Y. (2002). Impact of technology scaling and packaging on dynamic voltage scaling techniques. In Proc. IEEE Int. ASIC\/SOC Conf.","DOI":"10.1109\/ASIC.2002.1158064"},{"key":"176_CR8","doi-asserted-by":"crossref","unstructured":"Burd, T. D., & Brodersen, R. W. (1995). Energy efficient CMOS microprocessor design. In Proc. Hawaii Int. Conf. on System Sciences (pp. 288\u2013297).","DOI":"10.1109\/HICSS.1995.375385"},{"key":"176_CR9","unstructured":"Pering, T., & Broderson, R. (1998). Dynamic voltage scaling and the design of a low-power microprocessor system. In Proceedings of the Power Driven Microarchitecture Workshop, attached to ISCA98."},{"key":"176_CR10","unstructured":"Intel Corp. Intel XScale Technology. http:\/\/www.intel.com\/design\/intelxscale\/ ."},{"issue":"3","key":"176_CR11","doi-asserted-by":"crossref","first-page":"344","DOI":"10.1049\/ip-cdt:20045067","volume":"152","author":"N. Jha","year":"2005","unstructured":"Jha, N. (2005). Low-power system scheduling, synthesis and displays. IEE Proceedings on Computers and Digital Techniques, 152(3), 344\u2013352.","journal-title":"IEE Proceedings on Computers and Digital Techniques"},{"key":"176_CR12","doi-asserted-by":"crossref","unstructured":"Gruian, F., & Kuchcinski, K. (2001). LEneS: Task scheduling for low-energy systems using variable supply voltage processors. In Proc. Conf. on Asia South Pacific Design Automation (pp. 449\u2013455).","DOI":"10.1145\/370155.370511"},{"key":"176_CR13","doi-asserted-by":"crossref","unstructured":"Jejurikar, R., Pereira, C., & Gupta, R. (2004). Leakage aware dynamic voltage scaling for real-time embedded systems. In Proc. Conf. on Design Automation (pp. 275\u2013280).","DOI":"10.1145\/996566.996650"},{"key":"176_CR14","unstructured":"Quan, G., Niu, L., Hu, X. S., & Mochocki, B. (2004). Fixed priority scheduling for reducing overall energy on variable voltage processors. In Proc. Int. Real-Time System Symposium (pp. 309\u2013318)."},{"key":"176_CR15","unstructured":"Lee, Y., Reddy, K., & Krishna, C. (2003). Scheduling techniques for reducing leakage power in hard real-time systems. In Proc. Euromicro Conf. on Real-Time Systems (pp. 105\u2013112)."},{"key":"176_CR16","unstructured":"Irani, S., Shukla, S., & Gupta, R. (2003). Algorithms for power savings. In Proc. ACM-SIAM Symp. on Discrete Algorithms (pp. 37\u201346)."},{"key":"176_CR17","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Hu, X. S., & Chen, D. Z. (2002). Task scheduling and voltage selection for energy minimization. In Proc. Conf. on Design Automation (pp. 183\u2013188).","DOI":"10.1145\/513918.513966"},{"key":"176_CR18","doi-asserted-by":"crossref","unstructured":"Kianzad, V., Bhattacharyya, S. S., & Qu, G. (2005). CASPER: An integrated energy-driven approach for task graph scheduling on distributed embedded systems. In Proc. IEEE Int. Conf. on Application-Specific Systems, Architecture Processors (pp. 191\u2013197).","DOI":"10.1109\/ASAP.2005.23"},{"key":"176_CR19","doi-asserted-by":"crossref","unstructured":"Varatkar, G., & Marculescu, R. (2003). Communication-aware task scheduling and voltage selection for total systems energy minimization. In Proc. Int. Conf. on Computer-Aided Design (pp.510\u2013517).","DOI":"10.1109\/ICCAD.2003.159732"},{"issue":"8","key":"176_CR20","doi-asserted-by":"crossref","first-page":"1210","DOI":"10.1109\/4.604077","volume":"32","author":"R. Gonzalez","year":"1997","unstructured":"Gonzalez, R., Gordon, B., & Horowitz, M. (1997). Supply and threshold voltage scaling for low power CMOS. IEEE Journal of Solid-State Circuits, 32(8), 1210\u20131216.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"176_CR21","unstructured":"Martin, S., Flautner, K., Mudge, T., & Blaauw, D. (2002). Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proc. Int. Conf. on Computer-Aided Design (pp. 721\u2013725)."},{"key":"176_CR22","doi-asserted-by":"crossref","unstructured":"Andrei, A., Schmitz, M., Eles, P., Peng, Z., & Al-Hashimi, B. M. (2004). Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In Proc. Conf. on Design, Automation and Test in Europe (pp. 518\u2013525).","DOI":"10.1109\/DATE.2004.1268898"},{"key":"176_CR23","unstructured":"Yan, L., Luo, J., & Jha, N. K. (2003). Combined dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems. In Proc. Int. Conf. on Computer-Aided Design (pp. 30\u201337)."},{"key":"176_CR24","doi-asserted-by":"crossref","unstructured":"Xu, R., Zhu, D., Rusu, C., Melhem, R., & Moss\u00e9, D. (2005). Energy-efficient policies for embedded clusters. In Proc. ACM SIGPLAN\/SIGBED Conf. on Languages, Compilers, and Tools for Embedded Systems (pp. 1\u201310).","DOI":"10.1145\/1065910.1065912"},{"key":"176_CR25","doi-asserted-by":"crossref","unstructured":"Liberato, F., Lauzac, S., Melhem, R., & Moss\u00e9, D. (1999). Fault tolerant real-time global scheduling on multiprocessors. In Proc. Euromicro Conf. on Real-Time Systems (pp. 252\u2013259).","DOI":"10.1109\/EMRTS.1999.777472"},{"key":"176_CR26","first-page":"471","volume":"74","author":"G. Kahn","year":"1974","unstructured":"Kahn, G. (1974). The semantics of a simple language for parallel programming. Information Processing, 74, 471\u2013475.","journal-title":"Information Processing"},{"key":"176_CR27","unstructured":"Kasahara, H., Tobita, T., Matsuzawa, T., & Sakaida, S. (2008). Standard task graph set. http:\/\/www.kasahara.elec.waseda.ac.jp\/schedule\/ ."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0176-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,11]],"date-time":"2019-02-11T12:28:11Z","timestamp":1549888091000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0176-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,20]]},"references-count":27,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2009,10]]}},"alternative-id":["176"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0176-8","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,5,20]]}}}