{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:03:39Z","timestamp":1771700619076,"version":"3.50.1"},"reference-count":49,"publisher":"Springer Science and Business Media LLC","issue":"1-2","license":[{"start":{"date-parts":[[2008,6,4]],"date-time":"2008-06-04T00:00:00Z","timestamp":1212537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1007\/s11265-008-0212-8","type":"journal-article","created":{"date-parts":[[2008,6,3]],"date-time":"2008-06-03T12:27:37Z","timestamp":1212496057000},"page":"145-169","source":"Crossref","is-referenced-by-count":20,"title":["Fast Bit Gather, Bit Scatter and Bit Permutation Instructions for Commodity Microprocessors"],"prefix":"10.1007","volume":"53","author":[{"given":"Yedidya","family":"Hilewitz","sequence":"first","affiliation":[]},{"given":"Ruby B.","family":"Lee","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,6,4]]},"reference":[{"key":"212_CR1","volume-title":"Hacker\u2019s delight","author":"S. Warren Jr.","year":"2002","unstructured":"Warren Jr., S. (2002). Hacker\u2019s delight. Boston: Addison-Wesley Professional (revised online: http:\/\/www.hackersdelight.org\/revisions.pdf )."},{"issue":"1","key":"212_CR2","doi-asserted-by":"crossref","first-page":"103","DOI":"10.1101\/gr.809403","volume":"13","author":"S. Schwartz","year":"2003","unstructured":"Schwartz, S., Kent, W. J., Smit, A., Zhang, Z., Baertsch, R., Hardison, R. C., et al. (2003). Human\u2013mouse alignments with BLASTZ. Genome Research, 13(1), 103\u2013107, January.","journal-title":"Genome Research"},{"key":"212_CR3","unstructured":"Beeler, M., Gosper, B., & Schroeppel, R. (1972). \u201cHackmem,\u201d Massachusetts Institute of technology-Artificial Intelligence Laboratory Memo 239, available online: ftp:\/\/publications.ai.mit.edu\/ai-publications\/pdf\/AIM-239.pdf ."},{"key":"212_CR4","unstructured":"Cray Corporation (2003). Cray Assembly Language (CAL) for Cray X1 Systems Reference Manual, version 1.2, October, available online: http:\/\/docs.cray.com\/books\/S-2314-51\/S-2314-51-manual.pdf ."},{"key":"212_CR5","unstructured":"Lee, R. B., & Hilewitz, Y. (2005). Fast pattern matching with parallel extract instructions. Princeton University Department of Electrical Engineering Technical Report CE-L2005-002, February."},{"key":"212_CR6","doi-asserted-by":"crossref","unstructured":"Hilewitz, Y., & Lee, R. B. (2006). Fast bit compression and expansion with parallel extract and parallel deposit instructions. Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), 65\u201372, September 11\u201313.","DOI":"10.1109\/ASAP.2006.33"},{"key":"212_CR7","unstructured":"Lee, R. B., Shi, Z., & Yang, X. (2002). How a processor can permute n bits in O(1) cycles. Proceedings of Hot Chips 14\u2014A symposium on High Performance Chips, August."},{"key":"212_CR8","doi-asserted-by":"crossref","unstructured":"Shi, Z., Yang, X., & Lee, R. B. (2003). Arbitrary bit permutations in one or two cycles. Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), 237\u2013247, June.","DOI":"10.1109\/ASAP.2003.1212847"},{"issue":"5","key":"212_CR9","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1007\/s11390-005-0577-0","volume":"20","author":"R. B. Lee","year":"2005","unstructured":"Lee, R. B., Yang, X., & Shi, Z. J. (2005). Single-cycle bit permutations with MOMR execution. Journal of Computer Science and Technology, 20(5), 577\u2013585 (September).","journal-title":"Journal of Computer Science and Technology"},{"issue":"6","key":"212_CR10","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/40.977759","volume":"21","author":"R. B. Lee","year":"2001","unstructured":"Lee, R. B., Shi, Z., & Yang, X. (2001). Efficient permutation instructions for fast software cryptography. IEEE Micro, 21(6), 56\u201369 (December).","journal-title":"IEEE Micro"},{"key":"212_CR11","unstructured":"Shi, Z., & Lee, R. B. (2000). Bit permutation instructions for accelerating software cryptography. Proceedings of the IEEE International Conf. on Application-Specific Systems, Architectures and Processors, 138\u2013148, July."},{"issue":"1","key":"212_CR12","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1109\/2.19825","volume":"22","author":"R. Lee","year":"1989","unstructured":"Lee, R. (1989). Precision architecture. IEEE Computer, 22(1), 78\u201391 (Jan).","journal-title":"IEEE Computer"},{"key":"212_CR13","doi-asserted-by":"crossref","unstructured":"Lee, R., Mahon, M., & Morris, D. (1992). Pathlength reduction features in the PA-RISC architecture. Proceedings of IEEE Compcon, 129\u2013135. San Francisco, California, Feb 24\u201328.","DOI":"10.1109\/CMPCON.1992.186698"},{"key":"212_CR14","unstructured":"Intel Corporation (2002). Intel\u00ae Itanium\u00ae Architecture Software Developer\u2019s Manual, 1\u20133, rev. 2.1, Oct."},{"key":"212_CR15","doi-asserted-by":"crossref","unstructured":"Hilewitz, Y., Shi, Z. J., & Lee, R. B. (2004). Comparing fast implementations of bit permutation instructions. Proceedings of the 38th Annual Asilomar Conference on Signals, Systems, and Computers, Nov.","DOI":"10.1109\/ACSSC.2004.1399486"},{"issue":"4","key":"212_CR16","doi-asserted-by":"crossref","first-page":"1641","DOI":"10.1002\/j.1538-7305.1964.tb04103.x","volume":"43","author":"V. E. Bene\u0161","year":"1964","unstructured":"Bene\u0161, V. E. (1964). Optimal rearrangeable multistage connecting networks. Bell System Technical Journal, 43(4), 1641\u20131656 (July).","journal-title":"Bell System Technical Journal"},{"key":"212_CR17","first-page":"569","volume":"2","author":"R. B. Lee","year":"2004","unstructured":"Lee, R. B., Rivest, R. L., Robshaw, M. J. B., Shi, Z. J., & Yin, Y. L. (2004). On permutation operations in Cipher design. Proceedings of the International Conference on Information Technology (ITCC), 2, 569\u2013577 (April).","journal-title":"Proceedings of the International Conference on Information Technology (ITCC)"},{"key":"212_CR18","unstructured":"Intel Corporation (2007). IA-32 Intel\u00ae Architecture Software Developer\u2019s Manual, 1\u20132."},{"key":"212_CR19","unstructured":"Sun Microsystems (2002). The VIS\u2122 Instruction Set, Version 1.0, June."},{"key":"212_CR20","unstructured":"The Mathworks, Inc., Image Processing Toolbox User\u2019s Guide: http:\/\/www.mathworks.com\/access\/helpdesk\/help\/toolbox\/images\/images.html ."},{"key":"212_CR21","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1007\/3-540-61996-8_28","volume":"1174","author":"E. Franz","year":"1996","unstructured":"Franz, E., Jerichow, A., M\u00f6ller, S., Pfitzmann, A., & Stierand, I. (1996). Computer based steganography. Information Hiding, Springer Lecture Notes in Computer Science, 1174, 7\u201321.","journal-title":"Information Hiding, Springer Lecture Notes in Computer Science"},{"key":"212_CR22","unstructured":"\u201cUuencode,\u201d Wikipedia: The Free Encyclopedia, http:\/\/en.wikipedia.org\/wiki\/Uuencode ."},{"key":"212_CR23","unstructured":"Cray Corporation, Man Page Collection: Bioinformatics Library Procedures, 2004, available online: http:\/\/www.cray.com\/craydoc\/manuals\/S-2397-21\/S-2397-21.pdf ."},{"key":"212_CR24","unstructured":"National Center for Biotechnology Information, Translating Basic Local Alignment Search Tool (BLASTX), available online: http:\/\/www.ncbi.nlm.nih.gov\/blast\/ ."},{"key":"212_CR25","doi-asserted-by":"crossref","unstructured":"Fiskiran, A. M., & Lee, R. B. (2005). Fast parallel table lookups to accelerate symmetric-key cryptography. Proceedings of the International Conference on Information Technology Coding and Computing (ITCC), Embedded Cryptographic Systems Track, 526\u2013531, April.","DOI":"10.1109\/ITCC.2005.151"},{"key":"212_CR26","doi-asserted-by":"crossref","unstructured":"Fiskiran, A. M., & Lee, R. B. (2005). On-chip lookup tables for fast symmetric-key encryption. Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), 356\u2013363, July.","DOI":"10.1109\/ASAP.2005.49"},{"key":"212_CR27","doi-asserted-by":"crossref","unstructured":"Josephson, W., Lee, R. B., & Li, K. (2007). ISA support for fingerprinting and erasure codes. Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP), July.","DOI":"10.1109\/ASAP.2007.4459299"},{"key":"212_CR28","doi-asserted-by":"crossref","unstructured":"Scholer, F., Williams, H., Yiannis, J., & Zobel, J. (2002). Compression of inverted indexes for fast query evaluation. In Proceedings of the 25th Annual International ACM SIGIR Conference on Research and Development in Information Retrieval, 222\u2013229.","DOI":"10.1145\/564376.564416"},{"key":"212_CR29","unstructured":"Jun, B., & Kocher, P. (1999). The Intel random number generator. Technical Report, Cryptography Research Inc."},{"key":"212_CR30","doi-asserted-by":"crossref","unstructured":"McGregor, J. P., & Lee, R. B. (2001). Architectural enhancements for fast subword permutations with repetitions in cryptographic applications. Proceedings of the International Conference on Computer Design (ICCD 2001), 453\u2013461, September.","DOI":"10.1109\/ICCD.2001.955065"},{"issue":"1","key":"212_CR31","first-page":"81","volume":"4","author":"N. A. Moldovyan","year":"2007","unstructured":"Moldovyan, N. A., Moldovyanu, P. A., & Summerville, D. H. (2007). On software implementation of fast DDP-based Ciphers. International Journal of Network Security, 4(1), 81\u201389 (January).","journal-title":"International Journal of Network Security"},{"key":"212_CR32","unstructured":"NIST, Cryptographic Hash Function Competition, http:\/\/csrc.nist.gov\/groups\/ST\/hash\/sha-3\/index.html ."},{"key":"212_CR33","doi-asserted-by":"crossref","unstructured":"Burger, D., & Austin, T. (1997). The SimpleScalar Tool Set, Version 2.0. University of Wisconsin-Madison Computer Sciences Department Technical Report #1342.","DOI":"10.1145\/268806.268810"},{"key":"212_CR34","doi-asserted-by":"crossref","unstructured":"Swartzlander, E. E., Jr. (2004). A review of large parallel counter designs. IEEE Symposium on VLSI, 89\u201398, February.","DOI":"10.1109\/ISVLSI.2004.1339513"},{"key":"212_CR35","doi-asserted-by":"crossref","unstructured":"Han, T., & Carlson, D. A. (1987). Fast area-efficient VLSI adders. Proceedings of the 8th Symposium on Computer Arithmetic, 49\u201355, May.","DOI":"10.1109\/ARITH.1987.6158699"},{"key":"212_CR36","unstructured":"Taiwan Semiconductor Manufacturing Corporation (2003). TCBN90G: TSMC 90\u00a0nm Core Library Databook, Oct."},{"key":"212_CR37","unstructured":"Broukhis, L. A. \u201cBESM-6 Instruction Set,\u201d available online: http:\/\/www.mailcom.com\/besm6\/instset.shtml ."},{"key":"212_CR38","unstructured":"Hilewitz, Y., & Lee, R. B. (2007). Achieving very fast bit matrix multiplication in commodity microprocessors. Princeton University Department of Electrical Engineering Technical Report CE-L2007-4, July."},{"key":"212_CR39","unstructured":"IBM Corporation (2003). PowerPC Microprocessor Family: AltiVec\u2122 Technology Programming Environments Manual, Version 2.0, July."},{"issue":"4","key":"212_CR40","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/40.526925","volume":"16","author":"R. Lee","year":"1996","unstructured":"Lee, R. (1996). Subword parallelism with MAX-2. IEEE Micro, 16(4), 51\u201359 (August).","journal-title":"IEEE Micro"},{"key":"212_CR41","doi-asserted-by":"crossref","unstructured":"Lee, R. (1997). Multimedia extensions for general-purpose processors. Proceedings of the IEEE Signal Processing Systems Design and Implementation, 9\u201323, November.","DOI":"10.1109\/SIPS.1997.625683"},{"key":"212_CR42","unstructured":"Lee, R. B. (1999). Efficiency of MicroSIMD architectures and index-mapped data for media processors. Proceedings of Media Processors 1999 IS&T\/SPIE Symposium on Electric Imaging: Science and Technology, 34\u201346, January."},{"key":"212_CR43","doi-asserted-by":"crossref","unstructured":"Lee R. B. (2000). Subword permutation instructions for two-dimensional multimedia processing in MicroSIMD architectures. Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP 2000), 3\u201314, July.","DOI":"10.1109\/ASAP.2000.862373"},{"issue":"4","key":"212_CR44","doi-asserted-by":"crossref","first-page":"34","DOI":"10.1109\/40.526923","volume":"16","author":"C. Hanson","year":"1996","unstructured":"Hanson, C. (1996). MicroUnity\u2019s mediaprocessor architecture. IEEE Micro, 16(4), 34\u201341 (August).","journal-title":"IEEE Micro"},{"key":"212_CR45","doi-asserted-by":"crossref","unstructured":"Burke, J., McDonald, J., & Austin, T. (2000). Architectural support for fast symmetric-key cryptography. Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), November.","DOI":"10.1145\/378993.379238"},{"key":"212_CR46","unstructured":"Yang, X., Vachharajani, M., & Lee, R. B. (2000). Fast subword permutation instructions based on butterfly networks. Proceedings of Media Processors IS&T\/SPIE Symposium on Electric Imaging: Science and Technology, 80\u201386, January."},{"key":"212_CR47","doi-asserted-by":"crossref","unstructured":"Yang, X., & Lee, R. B. (2000). Fast subword permutation instructions using omega and flip network stages. Proceedings of the International Conference on Computer Design (ICCD 2000), 15\u201322, September.","DOI":"10.1109\/ICCD.2000.878264"},{"issue":"3","key":"212_CR48","doi-asserted-by":"crossref","first-page":"325","DOI":"10.1109\/TVLSI.2003.812318","volume":"11","author":"J. P. McGregor","year":"2003","unstructured":"McGregor, J. P., & Lee, R. B. (2003). Architectural techniques for accelerating subword permutations with repetitions. IEEE Transactions on Very Large Scale Integration Systems, 11(3), 325\u2013335 (June).","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"212_CR49","first-page":"147","volume":"14","author":"A. A. Moldovyan","year":"2007","unstructured":"Moldovyan, A. A., Moldovyan, N. A., & Moldovyanu, P. A. (2007). Architecture types of the bit permutation instruction for general purpose processors. Springer LNG&G, 14, 147\u2013159.","journal-title":"Springer LNG&G"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0212-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0212-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0212-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:28Z","timestamp":1559377168000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0212-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,4]]},"references-count":49,"journal-issue":{"issue":"1-2","published-print":{"date-parts":[[2008,11]]}},"alternative-id":["212"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0212-8","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,6,4]]}}}