{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T08:49:34Z","timestamp":1762505374080},"reference-count":37,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2008,5,30]],"date-time":"2008-05-30T00:00:00Z","timestamp":1212105600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1007\/s11265-008-0226-2","type":"journal-article","created":{"date-parts":[[2008,5,29]],"date-time":"2008-05-29T17:56:51Z","timestamp":1212083811000},"page":"199-216","source":"Crossref","is-referenced-by-count":9,"title":["Automated Design Space Exploration for DSP Applications"],"prefix":"10.1007","volume":"56","author":[{"given":"Ramsey","family":"Hourani","sequence":"first","affiliation":[]},{"given":"Ravi","family":"Jenkal","sequence":"additional","affiliation":[]},{"given":"W. Rhett","family":"Davis","sequence":"additional","affiliation":[]},{"given":"Winser","family":"Alexander","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,5,30]]},"reference":[{"key":"226_CR1","doi-asserted-by":"crossref","unstructured":"Chandrakasan, A. P., Potkonjak, M., Rabaey, J., & Brodersen, R. W. (1992). HYPER-LP: A system for power minimization using architectural transformations. In IEEE\/ACM international conference on computer-aided design, 1992, ICCAD-92. Digest of technical papers., 1992, Santa Clara, CA (pp. 300\u2013303), November.","DOI":"10.1109\/ICCAD.1992.279357"},{"issue":"3","key":"226_CR2","doi-asserted-by":"crossref","first-page":"312","DOI":"10.1109\/TVLSI.2004.824301","volume":"12","author":"P. Banerjee","year":"2004","unstructured":"Banerjee, P., Haldar, M., Nayak, A., Kim, V., Saxena, V., Parkes, S., et al. (2004). Overview of a compiler for synthesizing MATLAB programs onto FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(3), 312\u2013324, March.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"226_CR3","doi-asserted-by":"crossref","unstructured":"Hopf, J. (2004). A parameterizable Handelc divider generator for FPGAs with embedded hardware multipliers. In IEEE International conference on field-programmable technology, 2004, Proceedings (pp. 355\u2013358).","DOI":"10.1109\/FPT.2004.1393298"},{"key":"226_CR4","doi-asserted-by":"crossref","unstructured":"Potkonjak, M., & Rabaey, J. (1993). Exploring the algorithmic design space using high level synthesis. In [Workshop on] VLSI signal processing, VI, 1993, Veldhoven (pp. 123\u2013131), October.","DOI":"10.1109\/VLSISP.1993.404495"},{"key":"226_CR5","unstructured":"Synopsys corporation (2008). Synopsys design compiler. http:\/\/www.synopsys.com\/products\/logic\/design_compiler.html ."},{"key":"226_CR6","unstructured":"Synopsys corporation (1999). Synopsys module compiler. http:\/\/www.synopsys.com ."},{"key":"226_CR7","doi-asserted-by":"crossref","unstructured":"Banerjee, P. (2003). An overview of a compiler for mapping MATLAB programs onto FPGAs. In Proceedings of the Asia and South Pacific design automation conference, ASP-DAC 2003 (pp. 477\u2013482), January.","DOI":"10.1109\/ASPDAC.2003.1195063"},{"key":"226_CR8","unstructured":"Xilinx (2008). Acceldsp synthesis tool, xilinx design tools. http:\/\/www.xilinx.com\/ise\/dsp_design_prod\/acceldsp\/index.htm ."},{"issue":"2","key":"226_CR9","doi-asserted-by":"crossref","first-page":"394","DOI":"10.1109\/92.924062","volume":"9","author":"M. R. Stan","year":"2001","unstructured":"Stan, M. R. (2001). Low-power CMOS with subvolt supply voltages. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 9(2), 394\u2013400, April.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"7","key":"226_CR10","doi-asserted-by":"crossref","first-page":"1131","DOI":"10.1109\/JSSC.2004.829395","volume":"39","author":"T. Gemmeke","year":"2004","unstructured":"Gemmeke, T., Gansen, M., Stockmanns, H. J., & Noll, T. G. (2004). Design optimization of low-power high-performance DSP building blocks. IEEE Journal of Solid-State Circuits, 39(7), 1131\u20131139, July.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"226_CR11","doi-asserted-by":"crossref","unstructured":"Shah, S., Al-Khalili, A., & Al-Khalili, D. (2000). Comparison of 32-bit multipliers for various performance measures. In Proceedings of the 12th international conference on microelectronics, 2000, ICM 2000 (pp. 75\u201380), Tehran, October\/November.","DOI":"10.1109\/ICM.2000.916418"},{"key":"226_CR12","doi-asserted-by":"crossref","unstructured":"Summerfield, S., Wang, Z., & Parhi, K. (1999). Area-power-time efficient pipeline-interleaved architectures for wave digital filters. In Proceedings of the 1999 IEEE international symposium on circuits and systems, 1999, ISCAS \u201999 (vol. 3, pp. 343\u2013346), Orlando, FL, May\/June.","DOI":"10.1109\/ISCAS.1999.778855"},{"key":"226_CR13","volume-title":"VLSI digital signal processing systems: Design and implementation","author":"K. Parhi","year":"1999","unstructured":"Parhi, K. (1999). VLSI digital signal processing systems: Design and implementation. New York: Wiley."},{"key":"226_CR14","volume-title":"VLSI array processing","author":"S. Y. Kung","year":"1987","unstructured":"Kung, S. Y. (1987). VLSI array processing. Upper Saddle River: Prentice-Hall."},{"key":"226_CR15","unstructured":"Yue, Q., Zhancai, L., & Qin, W. (2005). Low-power FIR filter based on standard cell. In 6th International Conference on ASIC, 2005, ASICON 2005. (vol. 1, pp. 208\u2013211), October."},{"key":"226_CR16","unstructured":"Velusamy, S., Huang, W., Lach, J., Stan, M., & Skadron, K. (2005). Monitoring temperature in FPGA based socs. In IEEE international conference on computer design: VLSI in computers and processors, 2005, ICCD 2005, Proceedings. 2005 (pp. 634\u2013637), October."},{"key":"226_CR17","doi-asserted-by":"crossref","unstructured":"Markovic, D., Nikolic, B., & Brodersen, R. W. (2006). Power and area efficient VLSI architectures for communication signal processing. In IEEE international conference on communications, 2006, Istanbul (vol. 7, pp. 3223\u20133228), June.","DOI":"10.1109\/ICC.2006.255303"},{"key":"226_CR18","doi-asserted-by":"crossref","unstructured":"Vujkovic, M., & Sechen, C. (2002). Optimized power-delay curve generation for standard cell ICs. IEEE\/ACM international conference on computer aided design, ICCAD 2002 (pp. 387\u2013394), November.","DOI":"10.1109\/ICCAD.2002.1167563"},{"issue":"4","key":"226_CR19","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A. P. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A. P., Sheng, S., & Brodersen, R. W. (1992). Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4), 473\u2013484, April.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"226_CR20","unstructured":"Systemc (2002). Systemc version 2.0 user\u2019s guide. http:\/\/www.systemc.org , January."},{"key":"226_CR21","unstructured":"Synopsys (2002). Describing synthesizable rtl in systemc. http:\/\/www.synopsys.com , January."},{"key":"226_CR22","doi-asserted-by":"crossref","first-page":"250","DOI":"10.1109\/DATE.2003.1253837","volume":"2003","author":"A. Baganne","year":"2003","unstructured":"Baganne, A., Bennour, I., Elmarzougui, M., Gaiech, R., & Martin, E. (2003). A multi-level design flow for incorporating IP cores: Case study of 1d wavelet IP integration. Design, Automation and Test in Europe Conference and Exhibition, 2003, 250\u2013255.","journal-title":"Design, Automation and Test in Europe Conference and Exhibition"},{"key":"226_CR23","unstructured":"Hourani, R., Alexander, W., & Raithatha, T. (2005). A hardware performance analysis framework for architectural exploration of DSP systems. In Global signal processing expo GSPX. San Jose, CA, October."},{"issue":"5","key":"226_CR24","doi-asserted-by":"crossref","first-page":"787","DOI":"10.1109\/29.56023","volume":"38","author":"J. V. McCanny","year":"1990","unstructured":"McCanny, J. V., McWhirter, J. G., & Kung, S. Y. (1990). The use of data dependence graphs in the design of bit-level systolic arrays. IEEE Transactions on Acoustics, Speech, and Signal Processing [see also IEEE Transactions on Signal Processing], 38(5), 787\u2013793, May.","journal-title":"IEEE Transactions on Acoustics, Speech, and Signal Processing [see also IEEE Transactions on Signal Processing]"},{"key":"226_CR25","unstructured":"Opensocdesign. http:\/\/www.opensocdesign.com\/ ."},{"key":"226_CR26","doi-asserted-by":"crossref","unstructured":"Hourani, R., Jenkal, R., Davis, W. R., & Alexander, W. (2006). Automated architectural exploration for signal processing algorithms. In IEEE workshop on signal processing systems design and implementation, 2006, SIPS \u201906 (pp. 274\u2013279), Banff, AB, Canada, October.","DOI":"10.1109\/SIPS.2006.352594"},{"key":"226_CR27","doi-asserted-by":"crossref","unstructured":"Davis, W. (2003). Getting high-performance silicon from system-level design. In IEEE computer society annual symposium on VLSI, 2003, Proceedings (pp. 238\u2013243), February.","DOI":"10.1109\/ISVLSI.2003.1183482"},{"key":"226_CR28","unstructured":"ECE (2008). Methodologies for user-friendly system-on-a-chip experimentation. http:\/\/www.ece.ncsu.edu\/muse\/sshaft\/ ."},{"key":"226_CR29","doi-asserted-by":"crossref","unstructured":"Hourani, R., Kim, Y., Ocloo, S., & Alexander, W. (2006). Automated hardware ip generation for digital signal processing applications. In IEEE 40th ASILOMAR conf. on signals, systems and computers, Pacific Grove, CA, November.","DOI":"10.1109\/ACSSC.2006.354936"},{"key":"226_CR30","volume-title":"Multirate systems and filter banks","author":"P. P. Vaidyanathan","year":"1993","unstructured":"Vaidyanathan, P. P. (1993). Multirate systems and filter banks. Englewood Cliffs: Prentice Hall."},{"key":"226_CR31","unstructured":"Oklahoma State University (2008). The oklahoma state university system on chip (soc) design flows. http:\/\/vcag.ecen.okstate.edu\/ ."},{"key":"226_CR32","unstructured":"Ki, H.-J., Paik, W.-H., Yoo, J.-S., & Kim, S.-W. (1997). A high speed, low power 8-tap digital FIR filter for PRML disk-drive read channels. In Proceedings of the 23rd European solid-state circuits conference, 1997, ESSCIRC \u201997 (pp. 312\u2013315), September."},{"issue":"8","key":"226_CR33","doi-asserted-by":"crossref","first-page":"1205","DOI":"10.1109\/4.859511","volume":"35","author":"R. B. Staszewski","year":"2000","unstructured":"Staszewski, R. B., Muhammad, K., & Balsara, P. (2000). A 550-MSample\/s 8-tap FIR digital filter for magnetic recording read channels. IEEE Journal of Solid-State Circuits, 35(8), 1205\u20131210, August.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"226_CR34","unstructured":"Yu, H., Kim, B. W., Cho, Y. G., Cho, J. D., Kim, J. W., Lee, J. K., et al. (2001). Area-efficient and reusable VLSI architecture of decision feedback equalizer for QAM modem. In Proceedings of the Asia and South Pacific design automation conference, 2001, ASP-DAC 2001 (pp. 404\u2013407), Yokohama, January\/February."},{"issue":"8","key":"226_CR35","first-page":"617","volume":"53","author":"K. H. Chen","year":"2006","unstructured":"Chen, K. H., & Chiueh, T. D. (2006). A low-power digit-based reconfigurable FIR filter. IEEE Circuits and Systems, 53(8), 617\u2013621, August.","journal-title":"IEEE Circuits and Systems"},{"issue":"5","key":"226_CR36","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/79.952804","volume":"18","author":"A. Skodras","year":"2001","unstructured":"Skodras, A., Christopoulos, C., & Ebrahimi, T. (2001). The JPEG 2000 still image compression standard. IEEE Signal Processing Magazine, 18(5), 36\u201358, September.","journal-title":"IEEE Signal Processing Magazine"},{"key":"226_CR37","doi-asserted-by":"crossref","unstructured":"Uzun, I., Amira, A., & Bouridane, A. (2004). An efficient architecture for 1-d discrete biorthogonal wavelet transform. In Proceedings of the 2004 International Symposium on Circuits and Systems, ISCAS \u201904 (vol. 2, pp. 697\u2013700), May.","DOI":"10.1109\/ISCAS.2004.1329367"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0226-2.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0226-2\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0226-2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,26]],"date-time":"2024-02-26T21:00:07Z","timestamp":1708981207000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0226-2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,30]]},"references-count":37,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2009,9]]}},"alternative-id":["226"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0226-2","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,5,30]]}}}