{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T12:44:42Z","timestamp":1648644282883},"reference-count":35,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2008,5,15]],"date-time":"2008-05-15T00:00:00Z","timestamp":1210809600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1007\/s11265-008-0227-1","type":"journal-article","created":{"date-parts":[[2008,5,14]],"date-time":"2008-05-14T17:19:07Z","timestamp":1210785547000},"page":"105-123","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating SoC Network Performance in MPEG-4 Encoder"],"prefix":"10.1007","volume":"56","author":[{"given":"Ari","family":"Kulmala","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erno","family":"Salminen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marko","family":"H\u00e4nnik\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo D.","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,5,15]]},"reference":[{"key":"227_CR1","unstructured":"Texas Instruments, \u201cOMAP 3 Family Product Bulletin,\u201d 2007. Available online: http:\/\/focus.ti.com\/pdfs\/wtbu\/ti_omap3family.pdf ."},{"key":"227_CR2","unstructured":"Sony, \u201cCell Broadband Engine Architecture,\u201d Version 1.01, 2006. Available online: http:\/\/cell.scei.co.jp\/pdf\/CBE_Architecture_v101.pdf ."},{"key":"227_CR3","unstructured":"Wang, X., & Ziavras, S. G. (2003). \u201cPerformance optimization of an FPGA-based configurable multiprocessor for matrix operations,\u201d Proc. Field-Programmable Technology (FPT), pp. 303\u2013306."},{"key":"227_CR4","doi-asserted-by":"crossref","unstructured":"Borgio, S., Bosisio, D., Ferrandi, F., Monchiero, M., Santambrogio, M. D., Sciuto, D., et al. (2006).\u201cHardware DWT accelerator for MultiProcessor System-on-Chip on FPGA,\u201d International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, pp. 107\u2013114.","DOI":"10.1109\/ICSAMOS.2006.300816"},{"issue":"1","key":"227_CR5","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., & De Micheli, G. (2002). Networks on chips: a new SoC paradigm. Computer, 35(1), 70\u201378.","journal-title":"Computer"},{"key":"227_CR6","doi-asserted-by":"crossref","first-page":"493","DOI":"10.1109\/ICCCAS.2005.1493456","volume":"1","author":"M. Kim","year":"2005","unstructured":"Kim, M., Kim, D., & Sobelman, G. E. (2005). MPEG-4 Performance analysis for a CDMA network-on-chip. Proc. 2005 International Conference on Communications, Circuits and Systems, 1, 493\u2013496.","journal-title":"Proc. 2005 International Conference on Communications, Circuits and Systems"},{"key":"227_CR7","doi-asserted-by":"crossref","unstructured":"Denolf, K., Chirila-Rus, A., Turney, R., Schumacher, P., Vissers. K. (2005). Memory Efficient Design of an MPEG-4 Video Encoder for FPGAs. Proc. International Conference on Field Programmable Logic and Applications, pp. 391\u2013396.","DOI":"10.1109\/FPL.2005.1515753"},{"key":"227_CR8","unstructured":"Kulmala, A., Lehtoranta, O., H\u00e4m\u00e4l\u00e4inen, T. D., H\u00e4nnik\u00e4inen, M. (2006). \u201cScalable MPEG-4 Encoder on FPGA Multiprocessor SoC,\u201d EURASIP Journal on Embedded Systems, 15 pages. DOI 10.1155\/ES\/2006\/38494 ."},{"issue":"2\u20133","key":"227_CR9","doi-asserted-by":"crossref","first-page":"185","DOI":"10.1007\/s11265-006-7270-6","volume":"43","author":"E. Salminen","year":"2006","unstructured":"Salminen, E., Kangas, T., H\u00e4m\u00e4l\u00e4inen, T. D., Riihim\u00e4ki, J., Lahtinen, V., & Kuusilinna, K. (2006). HIBI Communication network for system-on-chip. Journal of VLSI Signal Processing, 43(2\u20133), 185\u2013205 Springer Netherlands, Jun.","journal-title":"Journal of VLSI Signal Processing"},{"key":"227_CR10","doi-asserted-by":"crossref","unstructured":"Kulmala, A., Salminen, E., H\u00e4nnik\u00e4inen, M., H\u00e4m\u00e4l\u00e4inen, T. D. (2006).Evaluating SoC Network Performance in MPEG-4 Encoder. Proc. IEEE 2006 Workshop on Signal Processing, pp. 271\u2013276.","DOI":"10.1109\/SIPS.2006.352590"},{"issue":"8","key":"227_CR11","doi-asserted-by":"crossref","first-page":"1025","DOI":"10.1109\/TC.2005.134","volume":"54","author":"P. P. Pande","year":"2005","unstructured":"Pande, P. P., Grecu, C., Jones, M., Ivanov, A., & Sales, R. (2005). Performance evaluation and design trade-offs for network-on-chip interconnect architectures. IEEE Transactions on Computers, 54(8), 1025\u20131040.","journal-title":"IEEE Transactions on Computers"},{"issue":"1","key":"227_CR12","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1016\/j.vlsi.2004.03.006","volume":"38","author":"E. Bolotin","year":"2004","unstructured":"Bolotin, E., Cidon, I., Ginosar, R., & Kolodny, A. (2004). Cost considerations in network on chip. Integration, the VLSI Journal, 38(1), 19\u201342.","journal-title":"Integration, the VLSI Journal"},{"key":"227_CR13","first-page":"770","volume":"2","author":"J. Xu","year":"2004","unstructured":"Xu, J., Wolf, W., Henkel, J., Chakradhar, S., & Lv, T. (2004). A case study in networks-on-chip design for embedded video. Proc. Design, Automation and Test in Europe Conference and Exhibition, 2, 770\u2013775.","journal-title":"Proc. Design, Automation and Test in Europe Conference and Exhibition"},{"key":"227_CR14","doi-asserted-by":"crossref","unstructured":"Zeferino, C. A., Kreutz, M. E., Carro, L., Susin, A. A. (2002). \u201cA study on communication issues for Systems-on-Chip.\u201d Proc. 15th Symposium on Integrated Circuits and Systems Design, pp. 121\u2013126.","DOI":"10.1109\/SBCCI.2002.1137647"},{"key":"227_CR15","first-page":"1","volume":"02","author":"F. Dumitrascu","year":"2006","unstructured":"Dumitrascu, F., Bacivarov, I., Pieralisi, L., Bonaciu, M., & Jerraya, A. A. (2006). Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application. Proc. Design, Automation and Test in Europe, 02, 1\u20136.","journal-title":"Proc. Design, Automation and Test in Europe"},{"key":"227_CR16","doi-asserted-by":"crossref","unstructured":"Pimentel, A. D., Polstra, S., Terpstra, F., van Halderen, A. W., Coffland, J. E., Hertzberger, L. O. (2002). \u201cTowards efficient design space exploration of heterogeneous embedded media systems,\u201d Embedded processor design challenges: systems, architectures, modeling, and simulation, pp. 57\u201373.","DOI":"10.1007\/3-540-45874-3_4"},{"key":"227_CR17","doi-asserted-by":"crossref","unstructured":"Angiolini, F., Meloni, P., Carta, S., Benini, L., Raffo, L. (2006). \u201cContrasting a NoC and a traditional interconnect fabric with layout awareness,\u201d Proc. Conference on Design, Automation and Test in Europe, IEEE, Mar. pp. 1\u20136.","DOI":"10.1109\/DATE.2006.244033"},{"key":"227_CR18","doi-asserted-by":"crossref","unstructured":"Kumar, R., Zyuban, V., Tullsen, D. M. (2005). \u201cInterconnections in multi-core architectures: understanding mechanisms, overheads and scaling,\u201d Proc. International Symposium on Computer Architecture, pp. 408\u2013419.","DOI":"10.1145\/1080695.1070004"},{"key":"227_CR19","unstructured":"Thid, R., Millberg, M., Jantsch, A. (2003). \u201cEvaluating NoC communication backbones with simulation,\u201d Proc. of the IEEE NorChip Conference, pp. 27\u201330."},{"issue":"7","key":"227_CR20","doi-asserted-by":"crossref","first-page":"711","DOI":"10.1109\/TVLSI.2004.830919","volume":"12","author":"J. Liang","year":"2004","unstructured":"Liang, J., Laffely, A., Srinivasan, S., & Tessier, R. (2004). An architecture and compiler for scalable on-chip communication. IEEE Transactions on Very Large Scale Integration Systems, 12(7), 711\u2013726.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"227_CR21","doi-asserted-by":"crossref","unstructured":"Shen, J.-S., Chang, K.-C., Chen, T.-F. (2006). \u201cOn a design of crossroad switches for low-power on-chip communication architectures,\u201d Proc.. 2006 IEEE International Symposium on Circuits and Systems, pp. 477\u2013480.","DOI":"10.1109\/ISCAS.2006.1692626"},{"key":"227_CR22","doi-asserted-by":"crossref","unstructured":"Hilton, C., & Nelson, B. (2005). \u201cA flexible circuit switched NOC for FPGA based systems,\u201d Proc. International Conference on Field Programmable Logic and Applications, pp. 191\u2013196.","DOI":"10.1109\/FPL.2005.1515721"},{"key":"227_CR23","doi-asserted-by":"crossref","unstructured":"Kreutz, M. E., Carro, L., Zeferino, C. A., Susin, A. A. (2001). \u201cCommunication architectures for system-on-chip,\u201d Proc. 14th Symposium on Integrated Circuits and Systems Design, pp. 14\u201319.","DOI":"10.1109\/SBCCI.2001.952997"},{"key":"227_CR24","doi-asserted-by":"crossref","unstructured":"Thid, R., Sander, I., Jantsch, A. (2006). \u201cFlexible bus and noc performance analysis with configurable synthetic workloads,\u201d in DSD, pp. 681\u2013688.","DOI":"10.1109\/DSD.2006.52"},{"key":"227_CR25","doi-asserted-by":"crossref","unstructured":"Kulmala, A., H\u00e4m\u00e4l\u00e4inen, T. D., H\u00e4nnik\u00e4inen, M. (2006). \u201cComparison of GALS and Synchronous Architectures with MPEG-4 Video Encoder on Multiprocessor System-on-Chip FPGA,\u201d Proc. 9th Euromicro Conference on Digital System Design, pp. 83\u201386.","DOI":"10.1109\/DSD.2006.34"},{"key":"227_CR26","doi-asserted-by":"crossref","unstructured":"Kulmala, A., H\u00e4m\u00e4l\u00e4inen, T. D., H\u00e4nnik\u00e4inen, M. (2006). \u201cReliable GALS Implementation of MPEG-4 Encoder with Mixed Clock FIFO on Standard FPGA\u201d, Proc. 16th International Conference on Field Programmable Logic and Applications, pp. 495\u2013500.","DOI":"10.1109\/FPL.2006.311257"},{"key":"227_CR27","doi-asserted-by":"crossref","unstructured":"Kulmala, A., Salminen, E., H\u00e4m\u00e4l\u00e4inen, T. D. (2006). Distributed Bus Arbitration Algorithm Comparison on FPGA Based MPEG-4 Multiprocessor SoC,\u201d Proc. Norchip 2006, pp. 167\u2013170.","DOI":"10.1109\/NORCHP.2006.329270"},{"key":"227_CR28","doi-asserted-by":"crossref","unstructured":"Rasmus, A., Kulmala, A., Salminen, E., H\u00e4m\u00e4l\u00e4inen, T. D. (2007). \u201cIP Integration Overhead Analysis in System-on-Chip Video Encoder\u201d, Proc. IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, pp. 333\u2013336.","DOI":"10.1109\/DDECS.2007.4295306"},{"key":"227_CR29","doi-asserted-by":"crossref","unstructured":"Kulmala, A., Salminen, E., H\u00e4m\u00e4l\u00e4inen, T. D. (2007). \u201cInstruction Memory Architecture Evaluation on Multiprocessor FPGA MPEG-4 Encoder\u201d, Proc. IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, pp. 105\u2013110.","DOI":"10.1109\/DDECS.2007.4295262"},{"key":"227_CR30","unstructured":"Kulmala, A., Salminen, E., H\u00e4m\u00e4l\u00e4inen, T. D. (2007). \u201cPrototyping and Evaluating Large System-on-Chips on Multi-FPGA Platform\u201d, International Workshop on Systems, Architectures, Modeling, and Simulation (SAMOS), pp. 179\u2013189."},{"issue":"7","key":"227_CR31","doi-asserted-by":"crossref","first-page":"876","DOI":"10.1109\/TCSVT.2006.877150","volume":"16","author":"J. Vanne","year":"2006","unstructured":"Vanne, J., Aho, E., H\u00e4m\u00e4l\u00e4inen, T. D., & Kuusilinna, K. (2006). A High-Performance Sum of Absolute Difference Implementation for Motion Estimation. IEEE Transactions on Circuits and Systems for Video Technology, 16(7), 876\u2013883.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"227_CR32","unstructured":"Altera Corporation, \u201cStratix II Device Handbook, Volume 1,\u201d version SII5V1\u20131.1, July 2004."},{"key":"227_CR33","unstructured":"Atific Ltd., \u201cAtific MPEG-4 Video Encoder Software & Products,\u201d 25.10.2006, available online: http:\/\/www.atific.fi\/video ."},{"issue":"8","key":"227_CR34","doi-asserted-by":"crossref","first-page":"477","DOI":"10.1016\/j.sysarc.2006.11.006","volume":"53","author":"E. Salminen","year":"2007","unstructured":"Salminen, E., Kangas, T., Lahtinen, V., Riihim\u00e4ki, J., Kuusilinna, K., & H\u00e4m\u00e4l\u00e4inen, T. D. (2007). Benchmarking mesh and hierarchical bus networks in system-on-chip context. Journal of Systems Architecture, 53(8), 477\u2013488 Aug.","journal-title":"Journal of Systems Architecture"},{"key":"227_CR35","unstructured":"Xu, J., Wolf, W., Henkel, J., Chakradhar, S. (2005). \u201cMethodology for Design, Modeling, and Analysis of Networks-on-Chip\u201d, Proc. The IEEE International Symposium on Circuits and Systems, pp. 1778\u20131781."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0227-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0227-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0227-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:28Z","timestamp":1559391568000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0227-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,15]]},"references-count":35,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2009,9]]}},"alternative-id":["227"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0227-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,5,15]]}}}