{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T22:03:20Z","timestamp":1648937000924},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2008,5,30]],"date-time":"2008-05-30T00:00:00Z","timestamp":1212105600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1007\/s11265-008-0231-5","type":"journal-article","created":{"date-parts":[[2008,5,29]],"date-time":"2008-05-29T17:56:54Z","timestamp":1212083814000},"page":"217-228","source":"Crossref","is-referenced-by-count":1,"title":["Low Complexity Decoder Architecture for Low-Density Parity-Check Codes"],"prefix":"10.1007","volume":"56","author":[{"given":"Daesun","family":"Oh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keshab K.","family":"Parhi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,5,30]]},"reference":[{"key":"231_CR1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","volume-title":"Low-density parity-check codes","author":"R. Gallager","year":"1963","unstructured":"Gallager, R. (1963). Low-density parity-check codes. Cambridge, MA: MIT."},{"issue":"3","key":"231_CR2","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1109\/18.748992","volume":"45","author":"D. J. C. MacKay","year":"1999","unstructured":"MacKay, D. J. C. (1999). Good codes based on very sparse matrices. IEEE Transactions on Information Theory, 45(3), 399\u2013431 (Mar).","journal-title":"IEEE Transactions on Information Theory"},{"issue":"3","key":"231_CR3","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/4.987093","volume":"37","author":"A. Blanksby","year":"2002","unstructured":"Blanksby, A., & Howland, C. (2002). A 690-mW 1-Gb\/s 1024-b, rate-1\/2 low-density parity-check code decoder. IEEE Journal of Solid-State Circuits, 37(3), 404\u2013412 (Mar).","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"231_CR4","doi-asserted-by":"crossref","unstructured":"Rovini, M., L\u2019Insalata, N. E., Rossi, F., & Fanucci, L. (2005). VLSI design of a high-throughput multi-rate decoder for structured LDPC codes Rovini. In Proc. 8th euromicro conf. on digital system design (DSD 2005), pp. 202\u2013209 (Aug).","DOI":"10.1109\/DSD.2005.77"},{"issue":"2","key":"231_CR5","doi-asserted-by":"crossref","first-page":"208","DOI":"10.1109\/TMAG.2005.861748","volume":"42","author":"J. Lu","year":"2006","unstructured":"Lu, J., & Moura, J. M. F. (2006). Structured LDPC codes for high-density recording: Large girth and low error floor. IEEE Transactions on Magnetics, 42(2), 208\u2013213 (Feb).","journal-title":"IEEE Transactions on Magnetics"},{"issue":"6","key":"231_CR6","doi-asserted-by":"crossref","first-page":"976","DOI":"10.1109\/TVLSI.2003.817545","volume":"11","author":"M. Mansour","year":"2003","unstructured":"Mansour, M., & Shanbhag, N. R. (2003). High-throughput LDPC decoders. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(6), 976\u2013996 (Dec).","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"issue":"4","key":"231_CR7","doi-asserted-by":"crossref","first-page":"766","DOI":"10.1109\/TCSI.2005.844113","volume":"52","author":"H. Zhong","year":"2005","unstructured":"Zhong, H., & Zhang, T. (2005). Block-LDPC: A practical LDPC coding system design approach. IEEE Transactions Circuits and Systems I, 52(4), 766\u2013775 (Apr).","journal-title":"IEEE Transactions Circuits and Systems I"},{"key":"231_CR8","first-page":"2966","volume":"50","author":"R. M. Tanner","year":"2004","unstructured":"Tanner, R. M., Sridhara, D., Sridharan, A., Fuja, T. E., & Costello, D. J. (2004). LDPC block and convolutional codes based on circulant matrices. IEEE Transactions on Instrumentation and Measurement, 50, 2966\u20132984 (Dec).","journal-title":"IEEE Transactions on Instrumentation and Measurement"},{"key":"231_CR9","doi-asserted-by":"crossref","first-page":"1788","DOI":"10.1109\/TIT.2004.831841","volume":"50","author":"M. P. C. Fossorier","year":"2004","unstructured":"Fossorier, M. P. C. (2004). Quasi-cyclic low-density parity-check codes from circulant permutation matrices. IEEE Transactions on Information Theory, 50, 1788\u20131793 (Aug).","journal-title":"IEEE Transactions on Information Theory"},{"key":"231_CR10","unstructured":"Digital Video Broadcasting (DVB); Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications, Draft EN 302 307 V1.1.1 ed., ETSI, June 2004."},{"key":"231_CR11","unstructured":"IEEE P802.11 Wireless LANs TGn Sync proposal: TGnSync proposal Technical Specification, May 2005, IEEE 11-04-0889-06-000n."},{"key":"231_CR12","unstructured":"IEEE P802.11 Wireless LANs WWiSE proposal: High throughout extension to the 802.11 Standard. Aug. 2004, IEEE 11-04-0886-00-000n."},{"key":"231_CR13","unstructured":"LDPC coding for OFDMA PHY. 802.16REVe Sponsor Ballot Recirculation comment, Jul. 2004, IEEE C802.16e-04\/141r2."},{"key":"231_CR14","doi-asserted-by":"crossref","unstructured":"Zhang, T., Wang, Z., & Parhi, K. K. (2001). On finite precision implementation of low density parity check codes decoder. In: Proc. 2001 IEEE int. symp. on circuits and systems (ISCAS 2001), vol. 4, pp. 202\u2013205 (May).","DOI":"10.1109\/ISCAS.2001.922207"},{"issue":"10","key":"231_CR15","doi-asserted-by":"crossref","first-page":"646","DOI":"10.1109\/TCSII.2005.850742","volume":"52","author":"S. L. Howard","year":"2005","unstructured":"Howard, S. L., Gaudet, V. C., & Schlegel, C. (2005). Soft-bit decoding of regular low-density parity-check codes. IEEE Transactions Circuits and Systems II, 52(10), 646\u2013650 (Oct).","journal-title":"IEEE Transactions Circuits and Systems II"},{"issue":"6","key":"231_CR16","doi-asserted-by":"crossref","first-page":"1098","DOI":"10.1049\/ip-com:20050205","volume":"152","author":"G. Masera","year":"2005","unstructured":"Masera, G., Quaglio, F., & Vacca, F. (2005). Finite precision implementation of LDPC decoders. IEE Proceedings. Communications, 152(6), 1098\u20131102 (Dec).","journal-title":"IEE Proceedings. Communications"},{"issue":"8","key":"231_CR17","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TCOMM.2004.833016","volume":"52","author":"H. Sankar","year":"2004","unstructured":"Sankar, H., & Narayanan, K. R. (2004). Memory-efficient sum-product decoding of LDPC codes. IEEE Transactions on Communications, 52(8), 1225\u20131230 (Aug).","journal-title":"IEEE Transactions on Communications"},{"key":"231_CR18","doi-asserted-by":"crossref","first-page":"1106","DOI":"10.1109\/TCSI.2004.826194","volume":"51","author":"Y. Chen","year":"2004","unstructured":"Chen, Y., & Parhi, K. K. (2004). Overlapped message passing for quasi-cyclic low density parity check codes. IEEE Transactions Circuits and Systems, 51, 1106\u20131113 (Jun).","journal-title":"IEEE Transactions Circuits and Systems"},{"key":"231_CR19","unstructured":"Dai, Y., & Yan, Z. (2005). Optimal overlapped message passing decoding for quasi-cyclic low-density parity-check codes. In Proc. 2005 global telecomunications conference (Globecom 2005), vol. 4, pp. 2395\u20132399."},{"key":"231_CR20","unstructured":"Wang, Z., Chen, Y., & Parhi, K. K. (2004). Area efficient decoding of quasi-cyclic low density parity check codes. In Proc. of 2004 IEEE int. conf. on acous., speech, and sig. (ICASSP 2004), vol. 5, pp. 49\u201352 (May)."},{"key":"231_CR21","doi-asserted-by":"crossref","first-page":"1065","DOI":"10.1109\/TSP.2004.823508","volume":"52","author":"T. Zhang","year":"2004","unstructured":"Zhang, T., & Parhi, K. K. (2004). Joint (3,k)-regular LDPC code and decoder\/encoder design. IEEE Transactions Signal Processing, 52, 1065\u20131079 (Apr).","journal-title":"IEEE Transactions Signal Processing"},{"key":"231_CR22","unstructured":"Kim, S., & Parhi, K. K. (2004). Overlapped decoding for a class of quasi-cyclic codes. In Proc. 2004 IEEE workshop on signal processing systems (SiPS 2004), pp. 113\u2013117 (Oct)."},{"key":"231_CR23","doi-asserted-by":"crossref","unstructured":"Dai, Y., Yan, Z., & Chen, N. (2006). Parallel turbo-sum-product decoder architecture for quasi-cyclic LDPC codes. In Proc. of the 16th ACM Great Lakes symposium on VLSI (GLSVLSI), pp. 312\u2013315 (Apr).","DOI":"10.1145\/1127908.1127980"},{"key":"231_CR24","unstructured":"Li, Y., Elassal, M., & Bayoumi, M. (2004). Power efficient architecture for (3,6)-regular low-density parity-check code decoder. In Proc. 2004 IEEE int. symp. on circuits and systems (ISCAS 2004), pp. IV81\u2013IV84 (May)."},{"key":"231_CR25","doi-asserted-by":"crossref","unstructured":"Zhong, H., Zhang, T., & Haratsch, E. F. (2006). High-rate quasi-cyclic LDPC codes for magnetic recording channel with low error floor. In Proc. 2006 IEEE int. symp. on circuits and systems (ISCAS 2006), pp. 3546\u20133549 (May).","DOI":"10.1109\/ISCAS.2006.1693392"},{"key":"231_CR26","unstructured":"Cui, Z., & Wang, Z. (2006). Area-efficient parallel decoder architecture for high rate QC-LDPC codes. In Proc. 2006 IEEE int. symp. on circuits and systems (ISCAS 2006), pp. 5107\u20135110 (May)."},{"key":"231_CR27","doi-asserted-by":"crossref","unstructured":"Oh, D., & Parhi, K. K. (2006). Low complexity implementations of sum-product algorithm for decoding low-density parity-check codes. In Proc. IEEE 2007 workshop on signal processing systems (SiPS 2006), pp. 283\u2013288 (Oct).","DOI":"10.1109\/SIPS.2006.352592"},{"key":"231_CR28","doi-asserted-by":"crossref","unstructured":"Oh, D., & Parhi, K. K. (2007). Efficient highly-parallel decoder architecture for quasi-cyclic low-density parity-check codes. In Proc. 2007 IEEE int. symp. on circuits and systems (ISCAS 2007), pp. 1855\u20131858 (May).","DOI":"10.1109\/ISCAS.2007.378276"},{"key":"231_CR29","doi-asserted-by":"crossref","unstructured":"Olcer, S. (2003). Decoder architecture for array-code-based LDPC codes. In Proc. 2003 IEEE global telecommunications conference (GLOBECOM 2003), vol. 4, pp. 2046\u20132050.","DOI":"10.1109\/GLOCOM.2003.1258596"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0231-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0231-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0231-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:28Z","timestamp":1559391568000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0231-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,5,30]]},"references-count":29,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2009,9]]}},"alternative-id":["231"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0231-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,5,30]]}}}