{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:54:59Z","timestamp":1725627299202},"reference-count":30,"publisher":"Springer Science and Business Media LLC","issue":"2-3","license":[{"start":{"date-parts":[[2008,6,4]],"date-time":"2008-06-04T00:00:00Z","timestamp":1212537600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1007\/s11265-008-0237-z","type":"journal-article","created":{"date-parts":[[2008,6,3]],"date-time":"2008-06-03T16:27:33Z","timestamp":1212510453000},"page":"273-284","source":"Crossref","is-referenced-by-count":5,"title":["Energy-performance Exploration of a CGA-based SDR Processor"],"prefix":"10.1007","volume":"56","author":[{"given":"D.","family":"Novo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Schuster","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Bougard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Lambrechts","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Van der Perre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,6,4]]},"reference":[{"key":"237_CR1","doi-asserted-by":"crossref","unstructured":"Glossner, J., Moudgill, M., & lancu, D. (2004). The sandbridge SDR communications platform. SympoTIC '04, 24\u201326, Oct.","DOI":"10.1109\/TIC.2004.1409478"},{"key":"237_CR2","doi-asserted-by":"crossref","unstructured":"Rabaey, J. (2000). Silicon platforms for the next generation wireless systems\u2014What role does reconfigurable hardware play? FPL 2000, 277\u2013285, Aug.","DOI":"10.1007\/3-540-44614-1_31"},{"key":"237_CR3","unstructured":"SiliconHive, Philips Research, http:\/\/www.siliconhive.com . Accessed 2007."},{"key":"237_CR4","unstructured":"Van Berkel, K., Heindle, F., Meuwissen, P., Moeren, K., & Weiss, M. (2004). Vector Processing as an Enabler for Software-Defined Radio in Handsets from 3G+WLAN Onwards. SDR Technical Conference, 125\u2013130, Nov."},{"key":"237_CR5","unstructured":"Texas Instruments \u201cTMS320C6000 CPU and Instruction Set\u201d, http:\/\/www.ti.com . Accessed 2007."},{"key":"237_CR6","doi-asserted-by":"crossref","unstructured":"Lin, Y., Lee, H., Who, M., Harel, Y., Mahlke, S., Mudge, T., et al. (2006). SODA: A Low Power Architecture For Software Radio. ISCA\u201906, 89\u2013101, June.","DOI":"10.1145\/1150019.1136494"},{"key":"237_CR7","unstructured":"Novo, D., Moffat, W., Derudder, V., & Bougard, B. (2006). Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor. SIPS\u201906, Athens, Greece, pp. 473\u2013478, Nov."},{"key":"237_CR8","unstructured":"Jain, M. K., Balakrishnan, M., & Kumar, A. (2007). ASIP design methodologies: survey and issues. In Proceedings of 14th CSI\/IEEE International Conference on VLSI Design, Bangalore, India, Jan."},{"key":"237_CR9","doi-asserted-by":"crossref","unstructured":"Goossens, G., Lanneer, D., Geurts, W., & Van Praet, J. (2006). Design of ASIPs in Multi-Processor SoCs using the Chess\/Checkers Retargetable Tool Suite. International Symposium on System-on-Chip, Tampere, pp. 1\u20134.","DOI":"10.1109\/ISSOC.2006.321968"},{"issue":"2","key":"237_CR10","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/40.848473","volume":"20","author":"R. E. Gonzalez","year":"2000","unstructured":"Gonzalez, R. E. (2000). Xtensa: A configurable and extensible processor. IEEE MICRO, 20(2), 60\u201370 Mar\/Apr.","journal-title":"IEEE MICRO"},{"issue":"3","key":"237_CR11","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1023\/A:1022167611720","volume":"33","author":"T. Gl\u00f6kler","year":"2003","unstructured":"Gl\u00f6kler, T., Hoffmann, A., & Meyr, H. (2003). Methodical low-power ASIP design space exploration. VLSI Signal Processing, 33(3), 229\u2013246 March.","journal-title":"VLSI Signal Processing"},{"key":"237_CR12","doi-asserted-by":"crossref","unstructured":"Leijten, J., Burns, G., Huisken, J., Waterlander, E., & van Wel, A. (2003). AVISPA: A massively parallel reconfigurable accelerator. Proceedings of the International Symposium on System-on-Chip, Tampere, Finland, pp. 165\u2013168, Nov.","DOI":"10.1109\/ISSOC.2003.1267747"},{"key":"237_CR13","doi-asserted-by":"crossref","unstructured":"Glossner, J., Chirca, K., Schulte, M., Wang Haoran, Nasimzada, N., Har, D., et al. (2004). Sandblaster low power DSP [parallel DSP arithmetic microarchitecture]. Proceedings of the IEEE Custom Integrated Circuits Conference, 575\u2013581.","DOI":"10.1109\/CICC.2004.1358889"},{"key":"237_CR14","unstructured":"Balakrishnan, M., Kumar, A., Ienne, P., Gangwar, A., & Middha, B. (2002). A Trimaran based framework for exploring the design space of VLIW ASIPs with coarse grain functional units. Proceedings of the 15th International Symposium on System Synthesis, pp. 2\u20137, Oct."},{"issue":"3","key":"237_CR15","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/268806.268810","volume":"25","author":"D. Burger","year":"1997","unstructured":"Burger, D., & Austin, T. M. (1997). The SimpleScalar tool set, version 2.0. ACM SIGARCH Computer Architecture News Archive, 25(3), 13\u201325 June.","journal-title":"ACM SIGARCH Computer Architecture News Archive"},{"key":"237_CR16","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., & Martonosi, M. (2000). Wattch: a framework for architectural-level power analysis and optimizations. Proceedings of the 27th Annual International Symposium on Computer Architecture, New York, USA, pp. 83\u201394, May.","DOI":"10.1145\/339647.339657"},{"key":"237_CR17","unstructured":"Shivakumar, P., & Jouppi, N. P. (2001). Cacti 3.0: An integrated cache timing, power and area model. Technical Report 2001\/2, Compaq Computer Corporation, August."},{"key":"237_CR18","doi-asserted-by":"crossref","unstructured":"Vijaykrishnan, N., Kandemir, M., Irwin, M. J., Kim, H. S., Ye, W. (2000). Energy-driven integrated hardware\u2013software optimizations using SimplePower. Proceedings of the 27th Annual International Symposium on Computer Architecture, New York, USA, pp. 95\u2013106.","DOI":"10.1145\/339647.339659"},{"key":"237_CR19","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., & Lauwereins, R. (2003). ADRES: An architecture with tightly coupled VLIW processor and coarse grained reconfigurable matrix. FPL 2003, Lisbon, Portugal, pp. 61\u201370, Sept.","DOI":"10.1007\/978-3-540-45234-8_7"},{"key":"237_CR20","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., & Lauwereins, R. (2002). DRESC: A retargetable compiler for coarse-grained reconfigurable architectures. FPL\u201902, Montpellier, France, pp. 166\u2013174, Sept."},{"key":"237_CR21","unstructured":"Rau, R. B. (1995). Iterative modulo scheduling. HP Lab, Tech Report: HPL-94-115."},{"key":"237_CR22","unstructured":"Van der Perre, L. et al. (2005). Broadband WLANs: Setting the limits for SDR platforms. In: WG5 Session of the WWRF15 Meeting, Paris, France, Sept."},{"key":"237_CR23","doi-asserted-by":"crossref","unstructured":"IEEE 802.11, http:\/\/grouper.ieee.org\/groups\/802\/11\/ . Accessed 2007.","DOI":"10.1109\/LCOMM.2007.070949"},{"key":"237_CR24","doi-asserted-by":"crossref","unstructured":"Saghir, M. A. R., Chow, P., & Lee, C. G. (1994). Application-driven design of DSP architectures and compilers. Proceedings of the International Conference on Acoustics, Speech and Signal Processing, Adelaide, Australia, pp. 437\u2013440 (II), Apr.","DOI":"10.1109\/ICASSP.1994.389627"},{"key":"237_CR25","unstructured":"Parssinen, A. (2006). Keynote talk: System design for multi-standard radios. Proceedings of the International Solid State Circuits Conference, San Francisco, USA, Feb."},{"key":"237_CR26","doi-asserted-by":"crossref","unstructured":"Schuster, T., Novo, D., et al. (2006). Subword-parallel VLIW architecture exploration for multimode software defined radio. Proceedings of the Workshop on Signal Processing Systems, Banff, Canada, Oct.","DOI":"10.1109\/SIPS.2006.352607"},{"key":"237_CR27","unstructured":"MathWorks, http:\/\/www.mathworks.com\/ . Accessed 2007."},{"key":"237_CR28","unstructured":"Catalytic Inc, http:\/\/www.catalyticinc.com\/ . Accessed 2007."},{"key":"237_CR29","doi-asserted-by":"crossref","unstructured":"Laurent, J., Julien, N., Senn, E., & Martin, E. (2004). Functional level power analysis: An efficient approach for modeling the power consumption of complex processors. Proceedings of Design, Automation and Test in Europe Conference and Exposition, Paris, France, Feb. pp. 666\u2013667 (I).","DOI":"10.1109\/DATE.2004.1268921"},{"key":"237_CR30","unstructured":"Lambrechts, A., Raghavan, P., Jayapala, M., Catthoor, F., & Verkest, D. (2005). Energy-Aware Interconnect Exploration of Coarse-Grained Reconfigurable Processors. Proceedings of Workshop on Application Specific Processors, New York, USA, September."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0237-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0237-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0237-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,18]],"date-time":"2023-05-18T16:54:19Z","timestamp":1684428859000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0237-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,6,4]]},"references-count":30,"journal-issue":{"issue":"2-3","published-print":{"date-parts":[[2009,9]]}},"alternative-id":["237"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0237-z","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,6,4]]}}}