{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,19]],"date-time":"2024-03-19T15:04:04Z","timestamp":1710860644275},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2008,7,29]],"date-time":"2008-07-29T00:00:00Z","timestamp":1217289600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1007\/s11265-008-0251-1","type":"journal-article","created":{"date-parts":[[2008,7,28]],"date-time":"2008-07-28T16:11:58Z","timestamp":1217261518000},"page":"139-153","source":"Crossref","is-referenced-by-count":10,"title":["Power Dissipation of the Network-on-Chip in Multi-Processor System-on-Chip Dedicated for Video Coding Applications"],"prefix":"10.1007","volume":"57","author":[{"given":"Dragomir","family":"Milojevic","sequence":"first","affiliation":[]},{"given":"Luc","family":"Montperrus","sequence":"additional","affiliation":[]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,7,29]]},"reference":[{"key":"251_CR1","doi-asserted-by":"crossref","unstructured":"Dally, W., & Towles, B. (2001). Route packets, not wires: On-chip interconnection networks. In Design Automation Conference, 2001. Proceedings (pp. 684\u2013689).","DOI":"10.1109\/DAC.2001.935594"},{"issue":"1","key":"251_CR2","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., & Micheli, G. D. (2002). Networks on chips: A new SoC paradigm. Computer, 35(1), 70\u201378.","journal-title":"Computer"},{"key":"251_CR3","unstructured":"Arteris (2005). A comparison of Network-on-Chip and buses. White paper."},{"key":"251_CR4","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/ISSOC.2005.1595650","volume-title":"Proceedings of the international symposium on system-on-chip (SoC 2005), Tampere, Finland","author":"P. T. Wolkotte","year":"2005","unstructured":"Wolkotte, P. T., Smit, G. J. M., Kavaldjiev, N. K., Becker, J. E., & Becker, J. (2005). Energy model of networks-on-chip and a bus. In J. Nurmi, J. Takala, & T. D. Hamalainen (Eds.), In: Proceedings of the international symposium on system-on-chip (SoC 2005), Tampere, Finland (pp. 82\u201385). Piscataway: IEEE, November."},{"key":"251_CR5","unstructured":"Dielissen, J., R\u0103dulescu, A., Goossens, K., & Rijpkema, E. (2003). Concepts and implementation of the Philips Network-on-Chip. In IP-Based SOC design, November."},{"key":"251_CR6","first-page":"21","volume":"22","author":"K. Goossens","year":"2005","unstructured":"Goossens, K., Dielissen, J., & R\u0103dulescu, A. (2005) The \u00c6thereal network on chip: Concepts, architectures, and implementations. IEEE Design and Test of Computers, 22, 21\u201331, September-October.","journal-title":"IEEE Design and Test of Computers"},{"key":"251_CR7","first-page":"10350","volume-title":"DATE \u201903: Proceedings of the conference on design, automation and test in Europe","author":"E. Rijpkema","year":"2003","unstructured":"Rijpkema, E., Goossens, K. G. W., Radulescu, A., Dielissen, J., van Meerbergen, J., Wielage, P., et al. (2003). Trade-offs in the design of a router with both guaranteed and best-effort services for networks-on-chip. In DATE \u201903: Proceedings of the conference on design, automation and test in Europe (p. 10350). Washington, DC: IEEE Computer Society."},{"key":"251_CR8","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1109\/MCAS.2004.1330747","volume":"4","author":"D. Bertozzi","year":"2004","unstructured":"Bertozzi, D., & Benini, L. (2004). Xpipes: A network-on-chip architecture for gigascale systems-on-chip. IEEE Circuits and Systems Magazine, 4, 18\u201331.","journal-title":"IEEE Circuits and Systems Magazine"},{"issue":"1","key":"251_CR9","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1016\/j.vlsi.2004.07.015","volume":"38","author":"D. Sigenza-Tortosa","year":"2004","unstructured":"Sigenza-Tortosa, D., Ahonen, T., & Nurmi, J. (2004). Issues in the development of a practical NoC: The Proteo concept. Integr VLSI J, 38(1), 95\u2013105.","journal-title":"Integr VLSI J"},{"key":"251_CR10","unstructured":"Marchal, P., Verkest, D., Shickova, A., Catthoor, F., Robert, F., & Leroy, A. (2005). Spatial division multiplexing: A novel approach for guaranteed throughput on NoCs. In Third IEEE\/ACM\/IFIP international conference on hardware\/software codesign and system synthesis, 2005. CODES+ISSS \u201905 (pp. 81\u201386), September."},{"key":"251_CR11","unstructured":"Arteris (2007). Arteris internet address. http:\/\/www.arteris.com ."},{"key":"251_CR12","unstructured":"Silistix (2007). Silistix internet address. http:\/\/www.silistix.com ."},{"issue":"5","key":"251_CR13","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/MM.2002.1044296","volume":"22","author":"J. Bainbridge","year":"2002","unstructured":"Bainbridge, J., & Furber, S. B. (2002). Chain: A delay-insensitive chip area interconnect. IEEE Micro, 22(5), 16\u201323.","journal-title":"IEEE Micro"},{"key":"251_CR14","doi-asserted-by":"crossref","unstructured":"Wang, H., Peh, L.-S., & Malik, S. (2005). A technology-aware and energy-oriented topology exploration for on-chip networks. In Design, automation and test in Europe (pp. 1238\u20131243), March.","DOI":"10.1109\/DATE.2005.40"},{"key":"251_CR15","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1109\/TVLSI.2005.863753","volume":"14","author":"K. Lee","year":"2006","unstructured":"Lee, K., Lee, S.-J., & Yoo, H.-J. (2006). Low-power network-on-chip for high-performance soc design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14, 148\u2013160, February.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"251_CR16","doi-asserted-by":"crossref","unstructured":"Angiolini, F., Meloni, P., Carta, S., Benini, L., & Raffo, L. (2006). Contrasting a NoC and a traditional interconnect fabric with layout awareness. In Proceedings of design, automation and test in Europe, 2006. DATE \u201906 (vol. 1, pp. 1\u20136), 6\u201310 March.","DOI":"10.1109\/DATE.2006.244033"},{"key":"251_CR17","unstructured":"Atienza, D., Angiolini, F., Murali, S., Pullini, A., Benini, L., & De Micheli, G. (2008). Network-on-chip design and synthesis outlook. Integration-The VLSI journal, 41(2), ISSN: 0167-9260, February."},{"key":"251_CR18","doi-asserted-by":"crossref","first-page":"54","DOI":"10.1109\/JSSC.2005.859337","volume":"41","author":"T. Fujiyoshi","year":"2006","unstructured":"Fujiyoshi, T., Shiratake, S., Nomura, S., Nishikawa, T., Kitasho, Y., Arakida, H., et al. (2006). A 63-mW H.264\/MPEG-4 audio\/visual codec LSI with module-wise dynamic voltage\/frequency scaling. IEEE Journal of Solid-State Circuits, 41, 54\u201362, January.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"251_CR19","doi-asserted-by":"crossref","first-page":"170","DOI":"10.1109\/JSSC.2006.886537","volume":"42","author":"C.-C. Lin","year":"2007","unstructured":"Lin, C.-C., Chen, J.-W., Chang, H.-C., Yang, Y.-C., Yang, Y.-H. O., Tsai, M.-C., et al. (2007). A 160K Gates\/4.5 KB SRAM H.264 video decoder for HDTV applications. IEEE Journal of Solid-State Circuits, 42, 170\u2013182, January.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"251_CR20","unstructured":"Huang, Y.-W., Chen, T.-C., Tsai, C.-H., Chen, C.-Y., Chen, T.-W., Chen, C.-S., et al. (2005). A 1.3TOPS H.264\/AVC single-chip encoder for HDTV applications. In Solid-state circuits conference, 2005. Digest of technical papers. ISSCC. 2005 IEEE International, (vol. 1, pp. 128\u2013588), 6\u201310 February."},{"key":"251_CR21","doi-asserted-by":"crossref","unstructured":"Milojevic, D., Verkest, D., & Montperrus, L. (2007). Power dissipation of the network-on-chip in a system-on-chip for MPEG-4 video encoding. In IEEE Asian solid-state circuits conference, ASSCC 2007 (pp. 392\u2013396), November.","DOI":"10.1109\/ASSCC.2007.4425713"},{"key":"251_CR22","doi-asserted-by":"crossref","unstructured":"Denolf, K., Chirila-Rus, A., Schumacher, P., et al. (2007). A systematic approach to design low-power video codec cores. EURASIP Journal on Embedded Systems, 2007, 14, Article ID 64569 (2007). doi: 10.1155\/2007\/64569 .","DOI":"10.1155\/2007\/64569"},{"key":"251_CR23","doi-asserted-by":"crossref","unstructured":"Veredas, F.-J., Scheppler, M., Moffat, W., & Mei, B. (2005). Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes. In FPL (pp. 106\u2013111).","DOI":"10.1109\/FPL.2005.1515707"},{"issue":"7","key":"251_CR24","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1109\/TCSVT.2003.815165","volume":"13","author":"T. Wiegand","year":"2003","unstructured":"Wiegand, T., Sullivan, G. J., Bjntegaard, G., & Luthra, A. (2003). Overview of the H.264\/AVC video coding standard. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 560\u2013576.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"12","key":"251_CR25","doi-asserted-by":"crossref","first-page":"1093","DOI":"10.1109\/TCSVT.2002.806810","volume":"12","author":"C. D. Vleeschouwer","year":"2002","unstructured":"Vleeschouwer, C. D., Nilsson, T., Denolf, K., & Bormans, J. (2002). Algorithmic and architectural co-design of a motion-estimation engine for low-power video devices. IEEE Transactions on Circuits and Systems for Video Technology, 12(12), 1093\u20131105.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"251_CR26","unstructured":"Kumagai, K., Yang, C., Izumino, H., Narita, N., Shinjo, K., Iwashita, S., et al. (2006). System-in-silicon architecture and its application to H.264\/AVC motion estimation for 1080HDTV. In Solid-state circuits conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International (pp. 1706\u20131715), 6\u20139."},{"key":"251_CR27","doi-asserted-by":"crossref","first-page":"2001","DOI":"10.1109\/TED.2002.804706","volume":"49","author":"K. Banerjee","year":"2002","unstructured":"Banerjee, K., & Mehrotra, A. (2002). A power-optimal repeater insertion methodology for global interconnects in nanometer designs. IEEE Transactions on Electron Devices, 49, 2001\u20132007, November.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"251_CR28","doi-asserted-by":"crossref","unstructured":"Mullins, R. (2006). Minimising dynamic power consumption in on-chip networks. International Symposium on System-on-Chip, 2006 (pp. 1\u20134), November.","DOI":"10.1109\/ISSOC.2006.321982"},{"key":"251_CR29","unstructured":"Xu, J., Wolf, W., Henkel, J., & Chakradhar, S. (2005). H. 264 HDTV decoder using application-specific networks-on-chip. In IEEE international conference on multimedia and expo, 2005. ICME 2005 (pp. 1508\u20131511)."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0251-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0251-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0251-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:29Z","timestamp":1559391569000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0251-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7,29]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,11]]}},"alternative-id":["251"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0251-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,7,29]]}}}