{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,28]],"date-time":"2022-03-28T22:45:47Z","timestamp":1648507547221},"reference-count":26,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2008,11,6]],"date-time":"2008-11-06T00:00:00Z","timestamp":1225929600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1007\/s11265-008-0261-z","type":"journal-article","created":{"date-parts":[[2008,11,5]],"date-time":"2008-11-05T13:20:27Z","timestamp":1225891227000},"page":"41-51","source":"Crossref","is-referenced-by-count":5,"title":["Design Space Exploration for an ASIP\/Co-Processor Architecture used in GNSS Receivers"],"prefix":"10.1007","volume":"58","author":[{"given":"G.","family":"Kappen","sequence":"first","affiliation":[]},{"given":"L.","family":"Kurz","sequence":"additional","affiliation":[]},{"given":"O.","family":"Priebe","sequence":"additional","affiliation":[]},{"given":"T. G.","family":"Noll","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,11,6]]},"reference":[{"key":"261_CR1","unstructured":"Schliebusch, O., Ascheid, G., Wieferink, A., Leupers, R., & Meyr, H. \u201cApplication specific processors for flexible receivers\u201c, Proceedings of National Symposium of Radio Science, Poznan, April 2005."},{"key":"261_CR2","unstructured":"CoWare, LISA language reference manual, Version 2006.1."},{"key":"261_CR3","doi-asserted-by":"crossref","unstructured":"Hoffmann, A., Meyr, H., & Leupers, R., Architecture exploration for embedded processors with Lisa, Academic, Jan. 2003.","DOI":"10.1007\/978-1-4757-4538-2"},{"key":"261_CR4","unstructured":"ACE\u2014Associated Computer Experts, \u201cThe CoSy Compiler Development System\u201d, http:\/\/www.ace.nl ."},{"key":"261_CR5","doi-asserted-by":"crossref","unstructured":"Walther, J. S. (1971). \u201cA unified algorithm for elementary functions\u201d, Proceedings of the Spring Joint Computer Conference, pp. 379\u2013385.","DOI":"10.1145\/1478786.1478840"},{"key":"261_CR6","unstructured":"Hennessy, J. L., & Patterson, D. A. (2003). Computer architecture a quantitative approach (3rd ed.). Morgan Kaufmann."},{"key":"261_CR7","doi-asserted-by":"crossref","unstructured":"Andraka, R. (1998). A survey of CORDIC algorithms for FPGA based computers. International Symposium on Field Programmable Gate Arrays, Monterey, pp. 191\u2013200.","DOI":"10.1145\/275107.275139"},{"key":"261_CR8","volume-title":"Advanced ASIC chip synthesis","author":"H. Bhatnagar","year":"2002","unstructured":"Bhatnagar, H. (2002). Advanced ASIC chip synthesis (2nd ed.). New York: Springer.","edition":"2"},{"key":"261_CR9","unstructured":"Keutzer, K., Malik, S., & Newton, A. R. (2002). \u201cFrom ASIC to ASIP: The next design discontinuity\u201d, ICCD Proceedings."},{"key":"261_CR10","unstructured":"CoWare, Processor Designer Reference Manual, Version 2006.1."},{"key":"261_CR11","unstructured":"CoWare, Processor Generator Reference Manual, Version 2006.1."},{"key":"261_CR12","doi-asserted-by":"crossref","unstructured":"Kappen, G., & Noll, T. G., Application specific instruction processor based implementation of GNSS receiver on an FPGA. Proceedings of the DATE\u201906, Munich, March 2006.","DOI":"10.1109\/DATE.2006.243749"},{"key":"261_CR13","unstructured":"Kappen, G., & Noll, T. G., Mapping of multioperable GNSS receiver algorithms to a heterogeneous ASIP based platform. Proceedings of the International Global Navigation Satellite Systems Society (IGNSS) Symposium 2006, Surfers Paradise, Australia, 17.\u201321.7.2006."},{"key":"261_CR14","unstructured":"\u201cGlonass Interface Control Document\u201d, Version 5.0, 2002."},{"key":"261_CR15","unstructured":"Hollreiser, M. \u201cGalileo Receiver Design and Performance\u201d, Navitech Course ESTEC, December 2006."},{"key":"261_CR16","unstructured":"Gao, G. X., Chen, A., Lo, S., de Lorenzo, D., & Enge, P., GNSS over China The Compass MEO satellite codes. Inside GNSS, July\/August 2007."},{"key":"261_CR17","volume-title":"Understanding GPS principles and applications","author":"E. D. Kaplan","year":"2006","unstructured":"Kaplan, E. D. (2006). Understanding GPS principles and applications. Boston: Artech House."},{"key":"261_CR18","doi-asserted-by":"crossref","DOI":"10.2514\/4.866395","volume-title":"Global positioning system; theory and applications","author":"B. W. Parkinson","year":"1996","unstructured":"Parkinson, B. W., & Spilker Jr, J. J. (1996). Global positioning system; theory and applications (vol. 1). USA: AIAA."},{"key":"261_CR19","unstructured":"NemeriX, \u201cNJ1030A GPS Baseband Processor Datasheet\u201d, Rev. 1.3 April 2005."},{"key":"261_CR20","unstructured":"Catovic, E., \u201cGRFPU\u2014High Performance IEEE-754 Floating-Point Unit\u201d, DASIA 2004, Nice."},{"key":"261_CR21","unstructured":"Nallatech. (2004). Double precision floating point core."},{"key":"261_CR22","doi-asserted-by":"crossref","unstructured":"Karuri, K., Leupers, R., Ascheid, G., Meyr, H., & Kedia, M. Design and implementation of a modular and portable IEEE 754 Compliant Floating-Point Unit, Proceedings of the DATE\u201906, Munich, March 2006.","DOI":"10.1109\/DATE.2006.243906"},{"key":"261_CR23","unstructured":"Digital Core Design. (2007). DFPMU Floating Point Coprocessor."},{"key":"261_CR24","unstructured":"SiRF Technology Inc. (2007). SiRF DiRect Enhanced GPS + Dead Reckoning Software for Portable Devices."},{"key":"261_CR25","unstructured":"zur Bonsen, G., Ammann, D., Favey, E., & Flammant, P. Combining GPS with sensor-based dead reckoning. GPS World, April 2005."},{"key":"261_CR26","unstructured":"Vladimirova, T., Eamey, D., Keller, S., & Sweeting, M. N. \u201cFloating-point mathematical co-processor for a single chip on-board computer\u201d, Proceedings of the 6th Military and Aerospace Applications of Programmable Logic Devices and Technologies (MAPLD'2003), September 9\u201311, 2003."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0261-z.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0261-z\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0261-z","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:29Z","timestamp":1559377169000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0261-z"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11,6]]},"references-count":26,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2010,1]]}},"alternative-id":["261"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0261-z","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,11,6]]}}}