{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T23:10:34Z","timestamp":1738451434019,"version":"3.35.0"},"reference-count":27,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2008,10,17]],"date-time":"2008-10-17T00:00:00Z","timestamp":1224201600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1007\/s11265-008-0276-5","type":"journal-article","created":{"date-parts":[[2008,10,16]],"date-time":"2008-10-16T18:30:03Z","timestamp":1224181803000},"page":"155-172","source":"Crossref","is-referenced-by-count":0,"title":["Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors"],"prefix":"10.1007","volume":"57","author":[{"given":"Anca M.","family":"Molnos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sorin D.","family":"Cotofana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc J. M.","family":"Heijligers","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos T. J.","family":"van Eijndhoven","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,10,17]]},"reference":[{"key":"276_CR1","doi-asserted-by":"crossref","unstructured":"Blelloch, G. E., & Gibbons, P. B. (2004). Effectively sharing a cache among threads. In Proceeding of SPAA (pp.\u00a0235\u2013244).","DOI":"10.1145\/1007912.1007948"},{"key":"276_CR2","doi-asserted-by":"crossref","unstructured":"Chandra, D., Guo, F., Kim, S., & Solihin, Y. (2005). Predicting inter-thread cache contention on a chip multi-processor architecture. In Proceeding of HPCA (pp.\u00a0340\u2013351).","DOI":"10.1109\/HPCA.2005.27"},{"key":"276_CR3","unstructured":"Chiou, D. T. (1999). Extending the reach of microprocessors: Column and curious caching. PhD thesis, Department of EECS, MIT, Cambridge, MA."},{"key":"276_CR4","doi-asserted-by":"crossref","unstructured":"Chunho, L., Potkonjak, M., & Mangione-Smith, W. (1997). Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems. In Proceedings, international symposium on microarchitecture.","DOI":"10.1109\/MICRO.1997.645830"},{"key":"276_CR5","doi-asserted-by":"crossref","unstructured":"Dybdahl, H., & Stenstrom, P. (2007). An adaptive shared\/private nuca cache partitioning scheme for chip multiprocessors. In Proceeding of IEEE international symposium of high performance computer architecture (pp.\u00a02\u201312).","DOI":"10.1109\/HPCA.2007.346180"},{"key":"276_CR6","volume-title":"Computers and intractability: A guide to the theory of NP-completeness","author":"M.R. Garey","year":"1979","unstructured":"Garey, M. R., & Johnson, D. S. (1979). Computers and intractability: A guide to the theory of NP-completeness. New York: W. H. Freeman."},{"key":"276_CR7","volume-title":"Computer architecture: A quantitative approach","author":"J.L. Hennesy","year":"2003","unstructured":"Hennesy, J. L., & Patterson, D. A. (2003). Computer architecture: A quantitative approach. San Fransisco: Morgan Kaufmann."},{"key":"276_CR8","doi-asserted-by":"crossref","unstructured":"Irwin, J., May, D., Muller, H., & Page, D. (2002). Predictable instruction caching for media processors. In 13th International conference on application-specific systems, architectures and processors (ASAP) (pp.\u00a0141\u2013150).","DOI":"10.1109\/ASAP.2002.1030713"},{"key":"276_CR9","doi-asserted-by":"crossref","unstructured":"Iyer, R. (2004). Cqos: A framework for enabling qos in shared caches of cmp platforms. In Proceeding of the 18th annual international conference on supercomputing (pp.\u00a0257\u2013266).","DOI":"10.1145\/1006209.1006246"},{"key":"276_CR10","unstructured":"Kim, S., Chandra, D., & Solihin, Y. (2004). Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proceeding of IEEE PACT (pp.\u00a0111\u2013122)."},{"key":"276_CR11","doi-asserted-by":"crossref","unstructured":"Kirk, D. B. (1989). Smart (strategic memory allocation for real-time) cache design. In IEEE symposium on real time systems (pp.\u00a0229\u2013237).","DOI":"10.1109\/REAL.1989.63574"},{"key":"276_CR12","doi-asserted-by":"crossref","unstructured":"Liedtke, J., H\u00e4rtig, H., & Hohmuth, M. (1997). Os-controlled cache predictability for real-time systems. In\u00a03rd IEEE real-time technology and applications symposium.","DOI":"10.1109\/RTTAS.1997.601360"},{"key":"276_CR13","unstructured":"Molnos, A. (2008). Task centric memory management for an on-chip multiprocessor. PhD Thesis, Technical University of Delft (to appear)."},{"key":"276_CR14","doi-asserted-by":"crossref","unstructured":"Molnos, A., Heijligers, M., Cotofana, S., & van Eijndhoven, J. (2004). Compositional memory systems for data intensive applications. In\u00a0Proceedings, design, automation and test in Europe (pp.\u00a0728\u2013729).","DOI":"10.1109\/DATE.2004.1268950"},{"key":"276_CR15","doi-asserted-by":"crossref","unstructured":"Molnos, A., Heijligers, M., Cotofana, S., & van Eijndhoven, J. (2005). Compositional memory systems for multimedia communicating tasks. In Proceedings, DATE.","DOI":"10.1109\/DATE.2005.99"},{"key":"276_CR16","doi-asserted-by":"crossref","unstructured":"Molnos, A., Heijligers, M., Cotofana, S., & van Eijndhoven, J. (2006). Compositional, efficient caches for a chip multi-processor. In Proceedings, design, automation and test in Europe.","DOI":"10.1109\/DATE.2006.243734"},{"key":"276_CR17","unstructured":"Moore, G. (1965). Cramming more components on integrated circuits. Electronics, April 19."},{"issue":"11","key":"276_CR18","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1145\/216633.216677","volume":"30","author":"F. Mueller","year":"1995","unstructured":"Mueller, F. (1995). Compiler support for software-based cache partitioning. ACM SIGPLAN Notices, 30(11), 137\u2013145.","journal-title":"ACM SIGPLAN Notices"},{"key":"276_CR19","doi-asserted-by":"crossref","unstructured":"Muller, H., Page, D., Irwin, J., & May, D. (2002). Caches with compositional performance. In\u00a0Proceedings, embedded processor design challenges (pp.\u00a0242\u2013259).","DOI":"10.1007\/3-540-45874-3_14"},{"key":"276_CR20","doi-asserted-by":"crossref","unstructured":"Nayfeh, B. A., & Olukotun, K. (1994). Exploring the design space for a shared-cache multiprocessor. In 21st Annual Int. Symp. Computer Architecture (pp. 166\u2013175).","DOI":"10.1109\/ISCA.1994.288152"},{"key":"276_CR21","unstructured":"Sebek, F. (2001). The state of the art in cache memories and real-time systems. MRTC Technical Report (01\/37)."},{"key":"276_CR22","doi-asserted-by":"crossref","first-page":"221","DOI":"10.3233\/EMC-2006-00027","volume":"2","author":"A. Settle","year":"2006","unstructured":"Settle, A., Connors, D., Gibert, E., & Gonz\u00e1lez, A. (2006). A dynamically reconfigurable cache for multithreaded processors. Journal of Embedded Computing, 2, 221\u2013233.","journal-title":"Journal of Embedded Computing"},{"issue":"1","key":"276_CR23","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1023\/B:SUPE.0000014800.27383.8f","volume":"28","author":"G.E. Suh","year":"2004","unstructured":"Suh, G. E., Rudolph, L., & Devadas, S. (2004). Dynamic partitioning of shared cache memory. The Journal of Supercomputing, 28(1), 7\u201326.","journal-title":"The Journal of Supercomputing"},{"key":"276_CR24","unstructured":"Tan, Y., & Mooney, V. (2003). A prioritized cache for multi-tasking real-time systems. In Proceedings of the 11th workshop on synthesis and system integration of mixed information technologies (pp.\u00a0168\u2013175)."},{"key":"276_CR25","unstructured":"Terechko, A. (2005). Hardware cache coherence prototyping for the tm2270 trimedia. Philips Research Technical Note PR-TN 2005\/00312."},{"key":"276_CR26","volume-title":"Dynamic and robust streaming between connected ce-devices","author":"J.T. Eijndhoven van","year":"2005","unstructured":"van Eijndhoven, J. T., Hoogerbrugge, J., Jayram, M., Stravers, P., & Terechko, A. (2005a). Cache-coherent heterogeneous multiprocessing as basis for streaming applications. In Dynamic and robust streaming between connected ce-devices. Boston: Kluwer."},{"key":"276_CR27","volume-title":"Dynamic and robust streaming between connected CE-devices","author":"J.T. Eijndhoven van","year":"2005","unstructured":"van Eijndhoven, J. T., Hoogerbrugge, J., Jayram, M., Stravers, P., & Terechko, A. (2005b). Dynamic and robust streaming between connected CE-devices. Boston: Kluwer."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0276-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0276-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0276-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T22:48:42Z","timestamp":1738450122000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0276-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10,17]]},"references-count":27,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,11]]}},"alternative-id":["276"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0276-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"type":"print","value":"1939-8018"},{"type":"electronic","value":"1939-8115"}],"subject":[],"published":{"date-parts":[[2008,10,17]]}}}