{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,12,31]],"date-time":"2022-12-31T08:16:59Z","timestamp":1672474619572},"reference-count":42,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2008,11,5]],"date-time":"2008-11-05T00:00:00Z","timestamp":1225843200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1007\/s11265-008-0296-1","type":"journal-article","created":{"date-parts":[[2008,11,4]],"date-time":"2008-11-04T16:41:24Z","timestamp":1225816884000},"page":"229-247","source":"Crossref","is-referenced-by-count":2,"title":["Design and Tool Flow of Multimedia MPSoC Platforms"],"prefix":"10.1007","volume":"57","author":[{"given":"Bjorn","family":"De Sutter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Brockmeyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eric","family":"Delfosse","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arnout","family":"Vandecappelle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Yves","family":"Mignolet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2008,11,5]]},"reference":[{"key":"296_CR1","unstructured":"Aouad, M. I., & Zendra, O. (2007). A survey of scratchpad memory management techniques for low-power and -energy. In Proc. of ICOOOLPS (pp. 31\u201338)."},{"key":"296_CR2","unstructured":"Baccelli, F., Cohen, G., Olsder, G. J., & Quadrat, J.-P. (1992). In Synchronization and linearity: An algebra for discrete event systems. Wiley."},{"key":"296_CR3","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1145\/1391469.1391520","volume-title":"Proceedings of the 45th design automation conference, DAC 2008","author":"T. Baert","year":"2008","unstructured":"Baert, T., De Greef, E., Brockmeyer, E., Avasare, P., Vameerbeeck, G., Avasare, P. et al. (2008). An automatic scratch pad memory management tool and MPEG-4 encoder case study. In Proceedings of the 45th design automation conference, DAC 2008 (pp. 201\u2013204). Anaheim, CA, USA: ACM, June 8\u201313, 2008."},{"key":"296_CR4","volume-title":"Networks on chip: Technology and tools","author":"L. Benini","year":"2006","unstructured":"Benini, L., & De\u00a0Micheli, G. (2006). In Networks on chip: Technology and tools. San Francisco, CA, USA: Morgan Kaufmann Publishers."},{"key":"296_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5145-4","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"V. Betz","year":"1999","unstructured":"Betz, V., Rose, J., & Marguardt, A. (1999). Architecture and CAD for Deep-Submicron FPGAs. Dordrecht, The Netherlands: Kluwer Academic Publishers."},{"issue":"7","key":"296_CR6","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/MC.2004.65","volume":"37","author":"D. Burger","year":"2004","unstructured":"Burger, D., Keckler, S., & McKinley, K. e.\u00a0a. (2004). Scaling to the end of silicon with EDGE architectures. IEEE Computer, 37(7), 44\u201355.","journal-title":"IEEE Computer"},{"issue":"11","key":"296_CR7","doi-asserted-by":"crossref","first-page":"1306","DOI":"10.1109\/12.475126","volume":"44","author":"S.M. Burns","year":"1995","unstructured":"Burns, S. M., Hulgaard, H., Amon, T., & Borriello, G. (1995). An algorithm for exact bounds on the time separation of events in concurrent systems. IEEE Transactions on Computers, 44(11), 1306\u20131317.","journal-title":"IEEE Transactions on Computers"},{"key":"296_CR8","unstructured":"Cervero, T. (2007). Analysis, implementation and architectural exploration of the H.264\/AVC decoder onto a reconfigurable architecture. Master\u2019s thesis, Universidad de Los Palmas de Gran Canaria."},{"key":"296_CR9","volume-title":"Parallel programming in OpenMP","author":"R. Chandra","year":"2001","unstructured":"Chandra, R., Menon, R., Dagum, L., Kohr, D., Maydan, D., & McDonald, J. (2001). Parallel programming in OpenMP. San Francisco, CA, USA: Morgan Kaufmann Publishers."},{"issue":"6","key":"296_CR10","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/TCSVT.2006.873163","volume":"16","author":"T.-C. Chen","year":"2006","unstructured":"Chen, T.-C. (2006). Analysis and architecture design of an HDTV720p 30 frames\/s H.264\/AVC encoder. IEEE Tr. On Circuits and Systems for Video Technology, 16(6), 673\u2013688.","journal-title":"IEEE Tr. On Circuits and Systems for Video Technology"},{"issue":"2007","key":"296_CR11","first-page":"213","volume":"2007","author":"J. Cockx","year":"2007","unstructured":"Cockx, J., Denolf, K., Vanhoof, B., & Stahl, R. (2007). SPRINT: A tool to generate concurrent transaction-level models from sequential code. EURASIP Journal on Appllied Signal Processing, 2007(2007), 213\u2013213.","journal-title":"EURASIP Journal on Appllied Signal Processing"},{"issue":"3","key":"296_CR12","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1109\/TVLSI.2006.871759","volume":"14","author":"M. Dasygenis","year":"2006","unstructured":"Dasygenis, M., Brockmeyer, E., Durinck, B., Catthoor, F., Soudris, D., & Thanailakis, A. (2006). A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 14(3), 279\u2013291.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"296_CR13","unstructured":"Davinci (2007). DaVinci technology overview. http:\/\/www.ti.com . Product Brief."},{"key":"296_CR14","doi-asserted-by":"crossref","unstructured":"Denolf, K., Bekooij, M., Cockx, J., Verkest, D., & Corporaal, H. (2007). Exploiting the expressiveness of cyclo-static dataflow to model multimedia implementations. EURASIP Journal on Advances in Signal Processing, 2007(2007), 15 pp. Article ID 84078.","DOI":"10.1155\/2007\/84078"},{"issue":"1","key":"296_CR15","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1007\/BF01407931","volume":"20","author":"P. Feautrier","year":"1991","unstructured":"Feautrier, P. (1991). Dataflow analysis of array and scalar references. International Journal of Parallel Programming, 20(1), 23\u201353.","journal-title":"International Journal of Parallel Programming"},{"key":"296_CR16","doi-asserted-by":"crossref","unstructured":"Franke, B., O\u2019Boyle, M., Thomson, J., & Fursin, G. (2005). Probabilistic source-level optimisation of embedded programs. In LCTES \u201905: Proceedings of the 2005 ACM SIGPLAN\/SIGBED conference on languages, compilers, and tools for embedded systems (pp. 78\u201386).","DOI":"10.1145\/1065910.1065922"},{"issue":"5","key":"296_CR17","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1109\/MDT.2005.99","volume":"22","author":"K. Goossens","year":"2005","unstructured":"Goossens, K., Dielissen, J., & Radulescu, A. (2005). The aethereal network on chip: concepts, architectures, and implementations. IEEE Design and Test of Computers, 22(5), 414\u2013421.","journal-title":"IEEE Design and Test of Computers"},{"key":"296_CR18","doi-asserted-by":"crossref","unstructured":"Goossens, K., van Meerbergen, J., Peeters, A., & Wielage, P. (2002). Networks on silicon: Combining best-effort and guaranteed services. In Proceedings design, automation, and test in Europe conference and exhibition (DATE).","DOI":"10.1109\/DATE.2002.998309"},{"key":"296_CR19","unstructured":"Halfhill, T. R. (2003). Silicon hive breaks out. Microprocessor report, Dec. 1, 2003, www.MPROnline.com ."},{"key":"296_CR20","unstructured":"Huang, Y.-W. (2005). A 1.3TOPS H.264\/AVC single-chip encoder for HDTV applications. In IEEE international solid-state circuits conference digest of technical papers (Vol.\u00a01, pp. 128\u2013129)."},{"key":"296_CR21","unstructured":"Kandemir, M., & Choudhary, A. (2002). Compiler-directed scratch pad memory hierarchy design and management. In Proc. of DAC (pp. 628\u2013633)."},{"key":"296_CR22","doi-asserted-by":"crossref","unstructured":"Lam, M. S. (1988). Software pipelining: An effecive scheduling technique for VLIW machines. In Proc. PLDI (pp. 318\u2013327).","DOI":"10.1145\/53990.54022"},{"key":"296_CR23","doi-asserted-by":"crossref","unstructured":"Mahlke, S., Lin, D., Chen, W., Hank, R., & Bringmann, R. (1992). Effective compiler support for predicated execution using the hyperblock. In MICRO 25: Proceedings of the 25th annual international symposium on Microarchitecture (pp. 45\u201354).","DOI":"10.1109\/MICRO.1992.696999"},{"key":"296_CR24","doi-asserted-by":"crossref","unstructured":"Marescaux, T., Brockmeyer, E., & Corporaal, H. (2007). The impact of higher communication layers on NoC supported MP-SoCs. In First international symposium on networks-on-chips, NOCS (pp. 107\u2013116).","DOI":"10.1109\/NOCS.2007.41"},{"issue":"3","key":"296_CR25","doi-asserted-by":"crossref","first-page":"225","DOI":"10.1007\/s11265-007-0152-8","volume":"51","author":"B. Mei","year":"2008","unstructured":"Mei, B., De Sutter, B., Vander Aa, T., Wouters, M., Kanstein, A., & Dupont, S. (2008). Implementation of a coarse-grained reconfigurable media processor for AVC decoder. Journal of VLSI Signal Processing Systems, 51(3), 225\u2013243, June.","journal-title":"Journal of VLSI Signal Processing Systems"},{"key":"296_CR26","doi-asserted-by":"crossref","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H.D., & Lauwereins, R. (2003a). ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In Proc. of field-programmable logic and applications (pp. 61\u201370).","DOI":"10.1007\/978-3-540-45234-8_7"},{"issue":"5","key":"296_CR27","first-page":"255","volume":"150","author":"B. Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., Man, H. D., & Lauwereins, R. (2003b). Exploiting loop-level parallelism for coarse-grained reconfigurable architecture using modulo scheduling. IEE Proceedings: Computer and Digital Techniques, 150(5), 255\u2013261.","journal-title":"IEE Proceedings: Computer and Digital Techniques"},{"key":"296_CR28","unstructured":"Milojevic, D., Montperrus, L., & Verkest, D. (2007). Power dissipation of the network-on-chip in a system-on-chip for MPEG-4 video encodin. In Proc. of the IEEEE asian solid-state circuits conference (ASSCC) (pp. 392\u2013395)."},{"key":"296_CR29","volume-title":"Advanced compiler design and implementations","author":"S. Muchnick","year":"1997","unstructured":"Muchnick, S. (1997). Advanced compiler design and implementations. San Francisco, CA: Morgan Kauffman Publishers."},{"key":"296_CR30","unstructured":"nomadic (2008). STn8815P14 mobile multimedia application processor, data brief. http:\/\/st.com ."},{"key":"296_CR31","doi-asserted-by":"crossref","unstructured":"Pinto, C. (2006). HiveFlex-Video VSP1: Video signal processing architecture for video coding and post-processing. In Proc. eighth IEEE international symposium on multimedia (pp. 493\u2013500).","DOI":"10.1109\/ISM.2006.83"},{"key":"296_CR32","unstructured":"Plevyak, J., Chien, A. A., & Karamcheti, V. (1993). Analysis of dynamic structures for efficient parallel execution. In Languages and compilers for parallel computing (pp. 37\u201356)."},{"key":"296_CR33","unstructured":"PNX (2005). Nexperia PNX1700 Connected media processor, product brief. http:\/\/www.nxp.com . databrief."},{"issue":"3","key":"296_CR34","doi-asserted-by":"crossref","first-page":"635","DOI":"10.1145\/291889.291900","volume":"20","author":"W. Pugh","year":"1998","unstructured":"Pugh, W., & Wonnacott, D. (1998). Constraint-based array dependence analysis. ACM Transactions on Programming Languages and Systems, 20(3), 635\u2013678.","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"296_CR35","unstructured":"Rau, B. R. (1995). Iterative modulo scheduling. Technical report. Hewlett-Packard Lab: HPL-94-115."},{"key":"296_CR36","doi-asserted-by":"crossref","unstructured":"Richardson, I. (2003). H.264 and MPEG-4 Video compression. Wiley.","DOI":"10.1002\/0470869615"},{"key":"296_CR37","unstructured":"Udayakumaran, S., & Barua, R. (2006). An integrated scratchpad allocator for affine and non-affine code. In Proc. DATE (pp. 925\u2013930)."},{"issue":"2","key":"296_CR38","doi-asserted-by":"crossref","first-page":"472","DOI":"10.1145\/1151074.1151085","volume":"5","author":"S. Udayakumaran","year":"2006","unstructured":"Udayakumaran, S., Dominguez, A., & Barua, R. (2006). Dynamic allocation for scratch-pad memory usin compile-time decisions. ACM Transactions on Embedded Computing Systems 5(2), 472\u2013511.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"key":"296_CR39","volume-title":"Advanced memory optimization techniques for low-power embedded processors","author":"M. Verman","year":"2007","unstructured":"Verman, M., & Warmedel, P. (2007). Advanced memory optimization techniques for low-power embedded processors. Berlin Heidelberg, Germany: Springer."},{"key":"296_CR40","unstructured":"VSP (2007). HiveFlex VSP2500 series video signal processor for video coding. http:\/\/www.siliconhive.com . databrief."},{"key":"296_CR41","volume-title":"Fast, efficient, and predictable memory accesses","author":"L. Wehmeyer","year":"2006","unstructured":"Wehmeyer, L., & Marwedel, P. (2006). Fast, efficient, and predictable memory accesses. Berlin Heidelberg, Germany: Springer."},{"key":"296_CR42","doi-asserted-by":"crossref","unstructured":"Wolf, M. E., & Lam, M. S. (1991). A data locality optimizing algorithm. In ACM SIGPLAN conference on programming language design and implementation (PLDI) (pp. 30\u201344). Toronto, ON, Canada.","DOI":"10.1145\/113445.113449"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0296-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0296-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0296-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:30Z","timestamp":1559377170000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0296-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11,5]]},"references-count":42,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,11]]}},"alternative-id":["296"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0296-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,11,5]]}}}