{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,8,9]],"date-time":"2022-08-09T08:17:16Z","timestamp":1660033036160},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2008,12,4]],"date-time":"2008-12-04T00:00:00Z","timestamp":1228348800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1007\/s11265-008-0312-5","type":"journal-article","created":{"date-parts":[[2008,12,3]],"date-time":"2008-12-03T15:49:58Z","timestamp":1228319398000},"page":"363-379","source":"Crossref","is-referenced-by-count":4,"title":["Energy-Aware Loop Scheduling and Assignment for Multi-Core, Multi-Functional-Unit Architecture"],"prefix":"10.1007","volume":"57","author":[{"given":"Meikang","family":"Qiu","sequence":"first","affiliation":[]},{"given":"Meiqin","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Hao","family":"Li","sequence":"additional","affiliation":[]},{"given":"Hung-Chung","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Wenyuan","family":"Li","sequence":"additional","affiliation":[]},{"given":"Jiande","family":"Wu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,12,4]]},"reference":[{"issue":"4","key":"312_CR1","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A., Sheng, S., & Brodersen, R. (1992). Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4), 473\u2013484, April.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"1","key":"312_CR2","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"M. R. Stan","year":"1995","unstructured":"Stan, M. R., & Burleson, W. P. (1995). Bus-invert coding for low-power I\/O. IEEE Transactions on VLSI Systems, 3(1), 49\u201358, March.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"4","key":"312_CR3","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1109\/92.335011","volume":"2","author":"M. Alidina","year":"1994","unstructured":"Alidina, M., Monteiro, J., Devadas, S., Ghosh, A., & Papaefthymiou, M. (1994). Precomputation-based sequential logic optimization for low power. IEEE Transactions on VLSI Systems, 2(4), 426\u2013436, December.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"312_CR4","doi-asserted-by":"crossref","unstructured":"Raghunathan, A., & Jha, N. K. (1995). An ILP formulation for low power based on minimizing switched capacitance during data path allocation. In Proc. of the IEEE int. symp. on circuits & systems (pp. 1069\u20131073), May.","DOI":"10.1109\/ISCAS.1995.520331"},{"issue":"3","key":"312_CR5","doi-asserted-by":"crossref","first-page":"258","DOI":"10.1109\/4.364440","volume":"30","author":"L. Benini","year":"1995","unstructured":"Benini, L., & De Micheli, G. (1995). State assignment for low power dissipation. IEEE Journal of Solid-State Circuit, 30(3), 258\u2013268, March.","journal-title":"IEEE Journal of Solid-State Circuit"},{"key":"312_CR6","doi-asserted-by":"crossref","first-page":"1061","DOI":"10.1109\/43.736181","volume":"17","author":"E. Macii","year":"1998","unstructured":"Macii, E., Pedram, M., & Somenzi, F. (1998). High-level power modeling, estimation and optimization. IEEE Transactions on Computer-Aided Design, 17, 1061\u20131079, November.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"3","key":"312_CR7","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1109\/92.784092","volume":"7","author":"P. R. Panda","year":"1999","unstructured":"Panda, P. R., & Dutt, N. D. (1999). Low power memory mapping through reducing address bus activity. IEEE Transactions on VLSI Systems, 7(3), 309\u2013320, September.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"10","key":"312_CR8","doi-asserted-by":"crossref","first-page":"1214","DOI":"10.1109\/81.956016","volume":"48","author":"K. K. Parhi","year":"2001","unstructured":"Parhi, K. K. (2001). Low-power implementation of DSP systems. IEEE Transactions on Circuits and Systems, Part-I: Fundamental Theory and Applications, 48(10), 1214\u20131224, October.","journal-title":"IEEE Transactions on Circuits and Systems, Part-I: Fundamental Theory and Applications"},{"issue":"1","key":"312_CR9","doi-asserted-by":"crossref","first-page":"3","DOI":"10.1109\/92.920813","volume":"9","author":"L. Kruse","year":"2001","unstructured":"Kruse, L., Schmidt, E., Jochens, G., Stammermann, A., Schulz, A., Macii, E., et al. (2001). Estimation of lower and upper bounds on the power consumption from schedule data flow graphs. IEEE Transactions on VLSI Systems, 9(1), 3\u201314, February.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"312_CR10","doi-asserted-by":"crossref","unstructured":"Kim, D., Shin, D., & Choi, K. (2001). Low power pipelining of linear systems: A common operand centric approach. In Proc. of the IEEE\/ACM int. symp. on low power design (pp. 225\u2013230), August.","DOI":"10.1145\/383082.383141"},{"issue":"5","key":"312_CR11","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1109\/TCSII.2002.801209","volume":"49","author":"R. Henning","year":"2002","unstructured":"Henning, R., & Chakrabarti, C. (2002). An approach to switching activity consideration during high level low power design space exploration. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 49(5), 339\u2013351, May.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"key":"312_CR12","doi-asserted-by":"crossref","first-page":"88","DOI":"10.1504\/IJCSE.2006.009939","volume":"2","author":"Z. Shao","year":"2006","unstructured":"Shao, Z., Zhuge, Q., Liu, M., Xue, C., Sha, E. H.-M., & Xiao, B. (2006). Algorithm and analysis of scheduling for loops with minimum switching. International Journal of Computational Science and Engineering (IJCSE), 2, 88\u201397.","journal-title":"International Journal of Computational Science and Engineering (IJCSE)"},{"issue":"3","key":"312_CR13","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1145\/1108956.1108957","volume":"37","author":"V. Venkatachalam","year":"2005","unstructured":"Venkatachalam, V., & Franz, M. (2005). Power reduction techniques for microprocessor systems. ACM Computing Surveys (CSUR), 37(3), 195\u2013237, September.","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"312_CR14","doi-asserted-by":"crossref","first-page":"65","DOI":"10.1109\/12.822565","volume":"49","author":"S. Tongsima","year":"2000","unstructured":"Tongsima, S., Sha, E. H.-M., Chantrapornchai, C., Surma, D., & Passos, N. (2000). Probabilistic loop scheduling for applications with uncertain execution time. IEEE Transactions on Computers, 49, 65\u201380, January.","journal-title":"IEEE Transactions on Computers"},{"key":"312_CR15","doi-asserted-by":"crossref","first-page":"582","DOI":"10.1109\/92.736132","volume":"6","author":"K. Ito","year":"1998","unstructured":"Ito, K., Lucke, L., & Parhi, K. (1998). Ilp-based cost-optimal dsp synthesis with module selection and data format conversion. IEEE Transactions on VLSI Systems, 6, 582\u2013594, December.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"312_CR16","doi-asserted-by":"crossref","first-page":"516","DOI":"10.1109\/TPDS.2005.71","volume":"16","author":"Z. Shao","year":"2005","unstructured":"Shao, Z., Zhuge, Q., Xue, C., & Sha, E. H.-M. (2005). Efficient assignment and scheduling for heterogeneous DSP systems. IEEE Transaction on Parallel and Distributed Systems (TPDS), 16, 516\u2013525.","journal-title":"IEEE Transaction on Parallel and Distributed Systems (TPDS),"},{"issue":"4","key":"312_CR17","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1109\/TPDS.2004.1271181","volume":"15","author":"C. Banino","year":"2004","unstructured":"Banino, C., Beaumont, O., Carter, L., Ferrante, J., Legrand, A., & Robert, Y. (2004). Scheduling strategies for master-slave tasking on heterogeneous processor platforms. IEEE Transactions on Parallel Distributed Systems, 15(4), 319\u2013330.","journal-title":"IEEE Transactions on Parallel Distributed Systems"},{"key":"312_CR18","doi-asserted-by":"crossref","first-page":"308","DOI":"10.1109\/71.993209","volume":"13","author":"A. Dogan","year":"2002","unstructured":"Dogan, A., & \u00d6zg\u00fcner, F. (2002) Matching and scheduling algorithms for minimizing execution time and failure probability of applications in heterogeneous computing. IEEE Transactions on Parallel and Distributed Systems, 13, 308\u2013323, March.","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"issue":"4","key":"312_CR19","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/54.329448","volume":"11","author":"C.-L. Su","year":"1994","unstructured":"Su, C.-L., Tsui, C.-Y., & Despain, A. M. (1994). Saving power in the control path of embedded processors. IEEE Design & Test of Computers, 11(4), 24\u201330, Winter.","journal-title":"IEEE Design & Test of Computers"},{"key":"312_CR20","doi-asserted-by":"crossref","unstructured":"Chang, J. M., & Pedram, M. (1995). Register allocation and binding for low power. In Proc. of the 32nd ACM\/IEEE design automation conference (pp. 29\u201335), June.","DOI":"10.1145\/217474.217502"},{"key":"312_CR21","unstructured":"Musoll, E., & Cortadella, J. (1995). Scheduling and resource binding for low power. In Proc. of the IEEE int. symp. on system synthesis (pp. 104\u2013109), April."},{"key":"312_CR22","unstructured":"Musoll, E., & Cortadella, J. (1995). High-level synthesis techniques for reducing the activity of low power. In Proc. of the IEEE\/ACM int. symp. on low power design (pp. 99\u2013104), April."},{"key":"312_CR23","doi-asserted-by":"crossref","unstructured":"Mehendale, M., Sherlekar, S. D., & Venkatesh, G. (1995). Coefficient optimization for low power realization of fir filters. In IEEE workshop on VLSI signal processing (pp. 352\u2013361).","DOI":"10.1109\/VLSISP.1995.527506"},{"key":"312_CR24","doi-asserted-by":"crossref","unstructured":"Masselos, K., Theoharis, S., Merakos, P. K., Stouraitis, T., & Goutis, C. E. (2000). Low power synthesis of sum-of-products computation. In Proc. of the IEEE\/ACM int. symp. on low power electronics and design (pp. 234\u2013237), July.","DOI":"10.1109\/LPE.2000.155288"},{"key":"312_CR25","doi-asserted-by":"crossref","unstructured":"Choi, K. W., & Chatterjee, A. (2001). Efficient instruction-level optimization methodology for low-power embedded systems. In Proc. of the IEEE int. symp. on system synthesis (pp. 147\u2013152), October.","DOI":"10.1145\/500001.500035"},{"key":"312_CR26","doi-asserted-by":"crossref","unstructured":"Tiwari, V., Malik, S., & Wolfe, A. (1994). Compilation techniques for low energy: An overview. In The symposium on low power electronics (pp. 38\u201339).","DOI":"10.1109\/LPE.1994.573195"},{"issue":"4","key":"312_CR27","doi-asserted-by":"crossref","first-page":"437","DOI":"10.1109\/92.335012","volume":"2","author":"V. Tiwari","year":"1994","unstructured":"Tiwari, V., Malik, S., & Wolfe, A. (1994). Power analysis of embedded software: A first step towards software power minimization. IEEE Transactions on VLSI Systems, 2(4), 437\u2013445, December.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"1","key":"312_CR28","doi-asserted-by":"crossref","first-page":"123","DOI":"10.1109\/92.555992","volume":"5","author":"M. T.-C. Lee","year":"1997","unstructured":"Lee, M. T.-C., Fujita, M., Tiwari, V., & Malik, S. (1997). Power analysis and minimization techniques for embedded dsp software. IEEE Transactions on VLSI Systems, 5(1), 123\u2013135, March.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"312_CR29","doi-asserted-by":"crossref","unstructured":"Parikh, A., Kandemir, M., Vijaykrishnan, N., & Irwin, M. J. (2000). Instruction scheduling based on energy and performance constraints. In IEEE computer society annual workshop on VLSI (pp. 37\u201342), April.","DOI":"10.1109\/IWV.2000.844527"},{"key":"312_CR30","unstructured":"Toburen, M. C., Conte, T. M., & Reilly, M. (1998). Instruction scheduling for low power dissipation in high performance processors. In The power driven micro-architecture workshop in conjunction with the ISCA\u201998, June."},{"issue":"2","key":"312_CR31","doi-asserted-by":"crossref","first-page":"252","DOI":"10.1145\/762488.762494","volume":"8","author":"C. Lee","year":"2003","unstructured":"Lee, C., Lee, J.-K., & Hwang, T. (2003). Compiler optimization on VLIW instruction scheduling for low power. ACM Transactions on Design Automation of Electronic Systems, 8(2), 252\u2013268, April.","journal-title":"ACM Transactions on Design Automation of Electronic Systems"},{"key":"312_CR32","doi-asserted-by":"crossref","unstructured":"Lam, M. (1988). Software pipelining: An effective scheduling technique for VLIW machines. In ACM PLDI (pp. 318\u2013328), June.","DOI":"10.1145\/53990.54022"},{"key":"312_CR33","doi-asserted-by":"crossref","unstructured":"Ramakrishna Rau, B., Schlansker, M. S., & Tirumalai, P. P. (1992). Code generation schema for modulo scheduled loops. In The 25th annual international symposium on microarchitecture (pp. 158\u2013169), December.","DOI":"10.1109\/MICRO.1992.697012"},{"key":"312_CR34","doi-asserted-by":"crossref","unstructured":"Huff, R. A. (1993). Lifetime-sensitive modulo scheduling. In ACM PLDI (pp. 258\u2013267), June.","DOI":"10.1145\/155090.155115"},{"issue":"3","key":"312_CR35","doi-asserted-by":"crossref","first-page":"229","DOI":"10.1109\/43.594829","volume":"16","author":"L.-F. Chao","year":"1997","unstructured":"Chao, L.-F., LaPaugh, A. S., & Sha, E. H.-M. (1997). Rotation scheduling: A loop pipelining algorithm. IEEE Transactions on Computer-Aided Design, 16(3), 229\u2013239, March.","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"312_CR36","doi-asserted-by":"crossref","unstructured":"Yun, H.-S., & Kim, J. (2001). Power-aware modulo scheduling for high-performance VLIW processors. In IEEE\/ACM ISPLED (pp. 40\u201345), August.","DOI":"10.1145\/383082.383091"},{"key":"312_CR37","doi-asserted-by":"crossref","unstructured":"Yang, H., Gao, G., & Leung, C. (2002) On achieving balanced power consumption in software pipelined loops. In IEEE\/ACM ISPLED (pp. 210\u2013217).","DOI":"10.1145\/581630.581663"},{"key":"312_CR38","doi-asserted-by":"crossref","unstructured":"Yu, T. Z., Chen, F., & Sha, E. H.-M. (1998). Loop scheduling algorithms for power reduction. In Proc. of the IEEE int. conf. on acoustics, speech, and signal processing (Vol.\u00a05, pp. 3073\u20133076), May.","DOI":"10.1109\/ICASSP.1998.678175"},{"key":"312_CR39","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C. E. Leiserson","year":"1991","unstructured":"Leiserson, C. E., & Saxe, J. B. (1991). Retiming synchronous circuitry. Algorithmica, 6, 5\u201335.","journal-title":"Algorithmica"},{"key":"312_CR40","unstructured":"Bona, A., Sami, M., Sciuto, D., Silvano, C., Zaccaria, V., & Zafalon, R. (2002). Energy estimation and optimization of embedded VLIW processors based on instruction clustering. In IEEE\/ACM DAC (pp. 886\u2013891)."},{"key":"312_CR41","volume-title":"TMS320C6000 peripherals reference guide (Rev. D)","author":"Texas Instruments, inc","year":"2001","unstructured":"Texas Instruments, Inc. (2001). TMS320C6000 peripherals reference guide (Rev. D). Dallas: Texas Instruments."},{"key":"312_CR42","volume-title":"TMS320C6000 CPU and instruction set reference guide","author":"Texas Instruments, Inc.","year":"2000","unstructured":"Texas Instruments, Inc. (2000) TMS320C6000 CPU and instruction set reference guide. Dallas: Texas Instruments."},{"key":"312_CR43","volume-title":"Synthesis and optimization of digital circuits","author":"G. D. Micheli","year":"1994","unstructured":"Micheli, G. D. (1994) Synthesis and optimization of digital circuits. New York: McGraw-Hill."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0312-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0312-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0312-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:30Z","timestamp":1559377170000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0312-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12,4]]},"references-count":43,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2009,12]]}},"alternative-id":["312"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0312-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,12,4]]}}}