{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:33:08Z","timestamp":1761323588985},"reference-count":20,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2008,11,26]],"date-time":"2008-11-26T00:00:00Z","timestamp":1227657600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1007\/s11265-008-0317-0","type":"journal-article","created":{"date-parts":[[2008,12,3]],"date-time":"2008-12-03T19:34:17Z","timestamp":1228332857000},"page":"321-329","source":"Crossref","is-referenced-by-count":2,"title":["Sign Bit Reduction Encoding For Low Power Applications"],"prefix":"10.1007","volume":"57","author":[{"given":"M.","family":"Saneei","sequence":"first","affiliation":[]},{"given":"A.","family":"Afzali-Kusha","sequence":"additional","affiliation":[]},{"given":"Z.","family":"Navabi","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,11,26]]},"reference":[{"key":"317_CR1","doi-asserted-by":"crossref","unstructured":"Erdogan, T., & Arslan, T. A coefficient segmentation algorithm for low power implementation of FIR filters. In Proceedings of the IEEE International Symposium on Circuit and System, 3, 30 May\u20132 June 1999, pp 359\u2013362.","DOI":"10.1109\/ISCAS.1999.778859"},{"key":"317_CR2","unstructured":"Zheng, M., & Albicki, A. Low power and high speed multiplication design through mixed number representations, In Proceedings of the International Conference on Computer Design, October 1995, Austin, Texas."},{"key":"317_CR3","doi-asserted-by":"crossref","first-page":"I-77","DOI":"10.1109\/ISCAS.2002.1009781","volume":"1","author":"Z. Yu","year":"2002","unstructured":"Yu, Z., Yu, M. L., Azadet, K., & Willson, A. N. (2002). The use of reduced two\u2019s complement representation in low power DSP design. The IEEE International Symposium on Circuits and Systems (ISCAS\u201902), 1, I-77\u2013I-80. May.","journal-title":"The IEEE International Symposium on Circuits and Systems (ISCAS\u201902)"},{"key":"317_CR4","doi-asserted-by":"crossref","unstructured":"Aghaghiri, Y., Fallah, F., & Pedram, M., \u201cALBORZ: Address level bus power optimization,\u201d In Proceeding of the International Symposium on Quality Electronic Design 2002 (ISQED\u201902).","DOI":"10.1109\/ISQED.2002.996790"},{"key":"317_CR5","unstructured":"Su, C. L., Tsui, C. Y., & Despain, A. M. Low power architecture design and compilation technique for high-performance processors. In Proceeding of IEEE COMPCON, San Francisco, CA, Feb. 1994, pp. 209\u2013214."},{"key":"317_CR6","doi-asserted-by":"crossref","unstructured":"Benini, L., De Micheli, G., Macii, E., Sciuto, D.,& Silvano, C. Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems. In Proceeding of IEEE 7th Great Lakes Symposium on VLSI, Mar. 1997, pp. 77\u201382.","DOI":"10.1109\/GLSV.1997.580414"},{"key":"317_CR7","doi-asserted-by":"crossref","unstructured":"Fornaciari, W., Polentarutti, M., Sciuto, D., & Silvano, C. Power optimization of system-level address buses based on software profiling. In Proceeding of CODES 2000, San Diego, CA, 2000, pp. 29\u201333.","DOI":"10.1145\/334012.334018"},{"key":"317_CR8","doi-asserted-by":"crossref","unstructured":"Aghaghiri, Y., Fallah, F., & Pedram, M. Irredundant address bus encoding for low-power. In Proceeding of IEEE International Symposium on Low-Power Electronics and Design, Aug. 2001, pp. 182\u2013187.","DOI":"10.1145\/383082.383128"},{"key":"317_CR9","doi-asserted-by":"crossref","first-page":"568","DOI":"10.1109\/92.736129","volume":"6","author":"E. Musoll","year":"1998","unstructured":"Musoll, E., Lang, T., & Cortadella, J. (1998). Working-zone encoding for reducing the energy in microprocessor address buses. IEEE Transaction on Very Large Scale Integrated (VLSI) system, 6, 568\u2013572. Dec.","journal-title":"IEEE Transaction on Very Large Scale Integrated (VLSI) system"},{"key":"317_CR10","doi-asserted-by":"crossref","unstructured":"Mamidipaka, M., Hirschberg, D., & Dutt, N. Low power address encoding using self-organizing list. In Proceeding of IEEE International Symposium on Low-Power Electronics and Design, Aug. 2001, pp. 188\u2013193.","DOI":"10.1145\/383082.383129"},{"issue":"1","key":"317_CR11","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/92.365453","volume":"3","author":"M. R. Stan","year":"1995","unstructured":"Stan, M. R., & Burleson, W. P. (1995). Bus-invert coding for low-power I\/O. IEEE Transaction on Very Large Scale Integrated (VLSI) system, 3(1), 49\u201358. March.","journal-title":"IEEE Transaction on Very Large Scale Integrated (VLSI) system"},{"key":"317_CR12","unstructured":"Stan, M. R., & Burleson, W. P. Limited-weight codes for low power I\/O. In Proceeding of International Workshop on Low Power Design, Napa, CA, April 1994."},{"issue":"5","key":"317_CR13","doi-asserted-by":"crossref","first-page":"656","DOI":"10.1109\/92.953499","volume":"9","author":"Y. Shin","year":"2001","unstructured":"Shin, Y., Choi, K., & Chang, Y. H. (2001). Narrow bus encoding for low-power DSP systems. IEEE Transaction on Very Large Scale Integrated (VLSI) system, 9(5), 656\u2013660. October.","journal-title":"IEEE Transaction on Very Large Scale Integrated (VLSI) system"},{"key":"317_CR14","doi-asserted-by":"crossref","first-page":"929","DOI":"10.1109\/TVLSI.2002.808456","volume":"10","author":"R. Lin","year":"2002","unstructured":"Lin, R., & Tsai, C. (2002). Theoretical analysis of bus-invert coding. IEEE Transaction on Very Large Scale Integrated (VLSI) system, 10, 929\u2013934. December.","journal-title":"IEEE Transaction on Very Large Scale Integrated (VLSI) system"},{"key":"317_CR15","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Lach, J., Skadron, K., & Stan, M. R. Odd\/even bus invert with two-phase transfer for busses with coupling. In Proceeding of IEEE International Symposium Low-Power Electronics and Design, 2002, pp. 754\u2013757.","DOI":"10.1145\/566408.566431"},{"issue":"8","key":"317_CR16","doi-asserted-by":"crossref","first-page":"812","DOI":"10.1109\/TVLSI.2004.831468","volume":"12","author":"P. Petrov","year":"2004","unstructured":"Petrov, P., & Orailoglu, A. (2004). Low-power instruction bus encoding for embedded processors. IEEE Transaction on Very Large Scale Integrated (VLSI) system, 12(8), 812\u2013826. August.","journal-title":"IEEE Transaction on Very Large Scale Integrated (VLSI) system"},{"key":"317_CR17","doi-asserted-by":"crossref","unstructured":"Sotiriadis, P. P., Chandrakasan, A. P. (2003) Bus energy reduction by transition pattern coding using a detailed deep submicrometer bus model. IEEE Transactions on Circuits and Systems: Fundamental Theory and Applications, 50(10), October.","DOI":"10.1109\/TCSI.2003.817765"},{"key":"317_CR18","volume-title":"Computer arithmetic: algorithms and hardware designs","author":"B. Parhami","year":"2000","unstructured":"Parhami, B. (2000). Computer arithmetic: algorithms and hardware designs. Oxford: Oxford University Press."},{"issue":"2","key":"317_CR19","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1109\/92.386219","volume":"3","author":"P. E. Landman","year":"1995","unstructured":"Landman, P. E., & Rabaey, J. M. (1995). Architectural power analysis: the dual bit type method. IEEE Transaction on Very Large Scale Integrated (VLSI) system, 3(2), 173\u2013187. June.","journal-title":"IEEE Transaction on Very Large Scale Integrated (VLSI) system"},{"issue":"12","key":"317_CR20","doi-asserted-by":"crossref","first-page":"2710","DOI":"10.1109\/TED.2005.859612","volume":"52","author":"S. Im","year":"2005","unstructured":"Im, S., Srivastava, N., Banerjee, K., & Goodson, K. E. (2005). Scaling analysis of multilevel interconnect temperatures for high-performance ICs. IEEE Transactions on Electron Devices, 52(12), 2710\u20132719. Dec.","journal-title":"IEEE Transactions on Electron Devices"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0317-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0317-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0317-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:30Z","timestamp":1559391570000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0317-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11,26]]},"references-count":20,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2009,12]]}},"alternative-id":["317"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0317-0","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,11,26]]}}}