{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:41Z","timestamp":1759147181437},"reference-count":11,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2008,12,4]],"date-time":"2008-12-04T00:00:00Z","timestamp":1228348800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,12]]},"DOI":"10.1007\/s11265-008-0319-y","type":"journal-article","created":{"date-parts":[[2008,12,3]],"date-time":"2008-12-03T15:49:32Z","timestamp":1228319372000},"page":"331-338","source":"Crossref","is-referenced-by-count":12,"title":["Low-Power Multiplier Design Using a Bypassing Technique"],"prefix":"10.1007","volume":"57","author":[{"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[]},{"given":"Gang-Neng","family":"Sung","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,12,4]]},"reference":[{"key":"319_CR1","doi-asserted-by":"crossref","unstructured":"Choi, J., Jeon, J., & Choi, K. (2000). Power minimization of functional units by partially guarded computation. In 2000 International symposium on low power electronics and design (ISLPED\u201900) pp.\u00a0131\u2013136, July.","DOI":"10.1145\/344166.344549"},{"key":"319_CR2","unstructured":"Di, J., Yuan, J. S., & Hagedorn, M. (2002). Energy-aware multiplier design in multi-rail encoding logic. In The 2002 45th Midwest symposium on circuits and systems (MWSCAS-2002) (Vol.\u00a02, pp.\u00a0294\u2013297), Aug."},{"issue":"8","key":"319_CR3","doi-asserted-by":"crossref","first-page":"1108","DOI":"10.1109\/4.777109","volume":"34","author":"W. Hwang","year":"1999","unstructured":"Hwang, W., Gristede, G. D., Sanda, P. N., Wang, S. Y., & Heidel, D. F. (1999). Implementation of a self-resetting CMOS 64-bit parallel adder with enhanced testability. IEEE Journal of Solid-State Circuits, 34(8), 1108\u20131117.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"319_CR4","unstructured":"Hong, S., Kim, S., Papaefthymiou, M. C., & Stark, W. E. (1999). Low power parallel multiplier design for DSP applications through coefficient optimization. In 1999 twelfth annual IEEE international ASIC\/SOC conference pp.\u00a0286\u2013290, Sep."},{"key":"319_CR5","unstructured":"Ohban, J., Moshnyaga, V. G., & Inoue, K. (2002). Multiplier energy reduction through bypassing of partial products. In 2002 Asia-Pacific conference on circuits and systems (APCCAS \u201902) (Vol.\u00a02, pp.\u00a013\u201317), Oct."},{"issue":"25","key":"319_CR6","doi-asserted-by":"crossref","first-page":"2118","DOI":"10.1049\/el:19971440","volume":"33","author":"T. Ahn","year":"1997","unstructured":"Ahn, T., & Choi, K. (1997). Dynamic operand interchange for low power. Electronics Letters, 33(25), 2118\u20132120.","journal-title":"Electronics Letters"},{"key":"319_CR7","doi-asserted-by":"crossref","unstructured":"Shen, N.-Y., & Chen, O. T.-C. (2002). Low-power multipliers by minimizing switching activities of partial products. In IEEE international symposium on circuits and systems, 2002 (ISCAS 2002) (Vol.\u00a04, pp.\u00a0IV-93-IV-96), May.","DOI":"10.1109\/ISCAS.2002.1010397"},{"key":"319_CR8","doi-asserted-by":"crossref","unstructured":"Wang, C.-C., Huang, C.-J., & Tsai, K.-C. (2000). A 1.0\u00a0GHz 0.6-\u03bcm 8-bit carry lookahead adder using PLA-styled all-N-transistor logic. IEEE Transactions on Circuits and Systems, Part II: Analog and Digital Signal Processing, 47(2), 133\u2013135, Feb.","DOI":"10.1109\/82.823541"},{"issue":"10","key":"319_CR9","doi-asserted-by":"crossref","first-page":"1253","DOI":"10.1109\/TC.2006.156","volume":"55","author":"J.-Y. Kang","year":"2006","unstructured":"Kang, J.-Y., & Gaudiot, J.-L. (2006) A simple high-speed multiplier design. IEEE Transactions on Computers, 55(10), 1253\u20131258.","journal-title":"IEEE Transactions on Computers"},{"issue":"9","key":"319_CR10","doi-asserted-by":"crossref","first-page":"1208","DOI":"10.1109\/TCSI.2003.816339","volume":"50","author":"C.-C. Wang","year":"2003","unstructured":"Wang, C.-C., Tseng, Y.-L., Lee, P.-M., Lee, R.-C., & Huang, C.-J. (2003). A 1.25\u00a0GHz 32-bit tree-structured carry lookahead adder using modified ANT logic. IEEE Transactions on Circuits and Systems\u2014I Fundamental Theory and Applications, 50(9), 1208\u20131216.","journal-title":"IEEE Transactions on Circuits and Systems\u2014I Fundamental Theory and Applications"},{"issue":"1","key":"319_CR11","doi-asserted-by":"crossref","first-page":"41","DOI":"10.1007\/BF02407025","volume":"10","author":"F. F. Islam","year":"1995","unstructured":"Islam, F. F., & Tamaru, K. (1995). High speed merged array multiplication. The Journal of VLSI Signal Processing Systems for Signal, Image, and Technology, 10(1), 41\u201352.","journal-title":"The Journal of VLSI Signal Processing Systems for Signal, Image, and Technology"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0319-y.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0319-y\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0319-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:30Z","timestamp":1559377170000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0319-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12,4]]},"references-count":11,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2009,12]]}},"alternative-id":["319"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0319-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,12,4]]}}}