{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:57:27Z","timestamp":1761580647936},"reference-count":29,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2008,12,4]],"date-time":"2008-12-04T00:00:00Z","timestamp":1228348800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2009,11]]},"DOI":"10.1007\/s11265-008-0321-4","type":"journal-article","created":{"date-parts":[[2008,12,3]],"date-time":"2008-12-03T20:50:21Z","timestamp":1228337421000},"page":"195-211","source":"Crossref","is-referenced-by-count":14,"title":["A Multi-core Architecture Based Parallel Framework for H.264\/AVC Deblocking Filters"],"prefix":"10.1007","volume":"57","author":[{"given":"Sung-Wen","family":"Wang","sequence":"first","affiliation":[]},{"given":"Shu-Sian","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Hong-Ming","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Chia-Lin","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Ja-Ling","family":"Wu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2008,12,4]]},"reference":[{"issue":"7","key":"321_CR1","doi-asserted-by":"crossref","first-page":"614","DOI":"10.1109\/TCSVT.2003.815175","volume":"13","author":"P. List","year":"2003","unstructured":"List, P., Joch, A., Lainema, J., Bjntegaard, G., & Karczewicz, M. (2003). Adaptive deblocking filter. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 614\u2013619.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"7","key":"321_CR2","doi-asserted-by":"crossref","first-page":"717","DOI":"10.1109\/TCSVT.2003.814968","volume":"13","author":"V. Lappalainen","year":"2003","unstructured":"Lappalainen, V., Hallapuro, A., Hamalainen, T.D., Center, N.R., & Tampere, F. (2003). Complexity of optimized H. 26L video decoder implementation. IEEE Transactions on Circuits and Systems for Video Technology, 13(7), 717\u2013725.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"3","key":"321_CR3","doi-asserted-by":"crossref","first-page":"22","DOI":"10.1109\/MCD.2006.1657846","volume":"22","author":"T.C. Chen","year":"2003","unstructured":"Chen, T.C., Fang, H.C., Lian, C.J., Tsai, C.H., Huang, Y.W., Chen, T.W., et al. (2003). Algorithm analysis and architecture design for HDTV applications-a look at the H. 264\/AVC video compressor system. IEEE Transactions on Circuits and Devices Magazine, 22(3), 22\u201331.","journal-title":"IEEE Transactions on Circuits and Devices Magazine"},{"key":"321_CR4","first-page":"693","volume":"1","author":"Y.W. Huang","year":"2003","unstructured":"Huang, Y.W., Chen, T.W., Hsieh, B.Y., Wang, T.C., Chang, T.H., & Chen, L.G. (2003). Architecture design for deblocking filter in H.264\/JVT\/AVC. IEEE Proceedings of International Conference on Multimedia and Expo, 1, 693\u2013699.","journal-title":"IEEE Proceedings of International Conference on Multimedia and Expo"},{"issue":"1","key":"321_CR5","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/TCE.2004.1277876","volume":"50","author":"M. Sima","year":"2004","unstructured":"Sima, M., Zhou, Y., & Zhang, W. (2004) An efficient architecture for adaptive deblocking filter of H.264\/AVC video coding. IEEE Transactions on Consumer Electronics, 50(1), 292\u2013296.","journal-title":"IEEE Transactions on Consumer Electronics"},{"issue":"1","key":"321_CR6","doi-asserted-by":"crossref","first-page":"249","DOI":"10.1109\/TCE.2005.1405728","volume":"51","author":"S.C. Chang","year":"2005","unstructured":"Chang, S.C., Peng, W.H., Wang, S.H., & Chiang, T. (2005). A platform based bus-interleaved architecture for de-blocking filter in H.264\/MPEG-4 AVC. IEEE Transactions on Consumer Electronics, 51(1), 249\u2013255.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"321_CR7","doi-asserted-by":"crossref","first-page":"530","DOI":"10.1109\/TCSII.2006.875323","volume":"99","author":"C.C. Cheng","year":"2006","unstructured":"Cheng, C.C., Chang, T.S., & Lee, K.B. (2006). An in-place architecture for the deblocking filter in H.264\/AVC. IEEE Transactions on Circuits and Systems: Analog and Digital Signal Processing, 99, 530\u2013534.","journal-title":"IEEE Transactions on Circuits and Systems: Analog and Digital Signal Processing"},{"issue":"2","key":"321_CR8","doi-asserted-by":"crossref","first-page":"536","DOI":"10.1109\/TCE.2006.1649676","volume":"52","author":"G.K. Khurana","year":"2006","unstructured":"Khurana, G.K., & Mi, A.A.T.P.C. (2006). A pipelined hardware implementation of in-loop deblocking filter in H.264\/AVC. IEEE Transsactions on Consumer Electronics, 52(2), 536\u2013540.","journal-title":"IEEE Transsactions on Consumer Electronics"},{"key":"321_CR9","unstructured":"Intel Corporation. IA-32 Intel architecture optimization reference manual. ftp:\/\/download.intel.com\/design\/Pentium4\/manuals ."},{"key":"321_CR10","unstructured":"Warrington, S., Shojania, H., & Sudharsanan, S. (2006). Performance improvement of the H.264\/AVC deblocking filter using SIMD instructions. IEEE Proceedings of International Symposium on Circuits and Systems."},{"key":"321_CR11","unstructured":"Zhou, X., Li, E.Q., & Chen, Y.K. (2003). Implementation of H. 264 decoder on general-purpose processors with media instructions. SPIE Conference on Image and Video Communications and Processing."},{"key":"321_CR12","doi-asserted-by":"crossref","unstructured":"Wang, S.W., Yang, Y.T., Li, C.Y., Tung, Y.S., & Wu, J.L. (2004). The optimization of H.264\/AVC baseline decoder on low-cost TriMedia DSP processor. Proceedings of SPIE, 5558.","DOI":"10.1117\/12.564821"},{"key":"321_CR13","doi-asserted-by":"crossref","unstructured":"Lin, W., Goh, K.H., Tye, B.J., Powell, G.A., Ohya, T., & Adachi, S. (1997). Real time H. 263 video codec using parallel DSP. Proceedings IEEE International Conference on Image Processing, 586\u2013589.","DOI":"10.1109\/ICIP.1997.638839"},{"key":"321_CR14","unstructured":"Chiu, C.N., Tseng, C.T., & Tsai, C.J. (1997). Tightly-coupled MPEG-4 video encoder framework on asymmetric dual-core platforms. IEEE International Symposium on Circuits and Systems, 586\u2013589."},{"key":"321_CR15","unstructured":"Dutta, S., Singh, D., Mehra, V., Semicond, P., & Sunnyvale, C.A. (1999). Architecture and implementation of a single-chip programmabledigital television and media processor. IEEE Workshop on Signal Processing Systems, 321\u2013330."},{"key":"321_CR16","first-page":"2","volume-title":"Media Processors 2000, Proceedings of the SPIE vol. 3970","author":"D.C. Wyland","year":"2000","unstructured":"Wyland, D.C. (2000). Media processors using a new microsystem architecture designed for the Internet era. In Media Processors 2000, Proceedings of the SPIE (vol. 3970, pp. 2\u201315). San Jose, CA, USA."},{"key":"321_CR17","volume-title":"Proceedings of the 2000 IEEE International Conference on Image Processing","author":"S. Sudharsanan","year":"2000","unstructured":"Sudharsanan, S., Sriram, P., Frederickson, H., & Gulati, A. (2000). Image and video processing using MAJC 5200. In Proceedings of the 2000 IEEE International Conference on Image Processing. Vancouver, Canada."},{"key":"321_CR18","doi-asserted-by":"crossref","first-page":"1230","DOI":"10.1109\/30.809213","volume":"45","author":"P.H.N. With de","year":"1999","unstructured":"de With, P.H.N., & Jaspers, E.G.T. (1999). A video display processing platform for future TV concepts. IEEE Transactions on Consumer Electronics, 45, 1230\u20131240.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"321_CR19","first-page":"1","volume-title":"Media Processors 2002, Proceedings of the SPIE","author":"E.B. Tol van der","year":"2002","unstructured":"van der Tol, E.B., & Jaspers, E.G.T. (2002). Mapping of MPEG-4 decoding on a flexible architecture platform. In Media Processors 2002, Proceedings of the SPIE (pp. 1\u201313). San Jose, CA, USA."},{"issue":"1","key":"321_CR20","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1007\/s11265-005-6253-3","volume":"41","author":"S.H. Wang","year":"2005","unstructured":"Wang, S.H., Peng, W.H., He, Y., Lin, G.Y., Lin, C.Y., Chang, S.C., et al. (2005). A software-hardware co-implementation of MPEG-4 advanced video coding (AVC) decoder with block level pipelining. The Journal of VLSI Signal Processing, 41,(1), 93\u2013110.","journal-title":"The Journal of VLSI Signal Processing"},{"key":"321_CR21","doi-asserted-by":"crossref","unstructured":"Rodriguez, A., Gonzalez, A., & Malumbres, M.P. (2006). Hierarchical parallelization of an H.264\/AVC video encoder. Proceedings of the International Symposium on Parallel Computing in Electrical Engineering (PARELEC\u201906), 00, 363\u2013368.","DOI":"10.1109\/PARELEC.2006.42"},{"key":"321_CR22","unstructured":"Chen, Y.K., Tian, X., Ge, S., & Girkar, M. (2004). Towards efficient multi-level threading of H. 264 encoder on Intel hyper-threading architectures. Proceedings of 18th International Parallel and Distributed Processing Symposium."},{"key":"321_CR23","doi-asserted-by":"crossref","first-page":"509","DOI":"10.1016\/j.jvcir.2005.05.004","volume":"17","author":"Y.K. Chen","year":"2005","unstructured":"Chen, Y.K., Li, E.Q., Zhou, X., & Ge, S. (2005). Implementation of H.264 encoder and decoder on personal computers. Journal of Visual Communications and Image Representations, 17, 509\u2013532.","journal-title":"Journal of Visual Communications and Image Representations"},{"key":"321_CR24","volume-title":"Compilers: principles, techniques, and tools","author":"A.V. Aho","year":"2007","unstructured":"Aho, A.V., Sethi, R., & Ullman, J.D. (2007). Compilers: principles, techniques, and tools. Boston: Addison-Wesley Longman."},{"key":"321_CR25","doi-asserted-by":"crossref","unstructured":"Schoffmann, K., Fauster, M., Lampl, O., & Boszormenyi, L. (2007). An evaluation of parallelization concepts for baseline-profile compliant H. 264\/AVC decoders. Lecture Notes in Computer Science, 4641.","DOI":"10.1007\/978-3-540-74466-5_83"},{"key":"321_CR26","unstructured":"Zhao, Z., & Liang, P. (2006). Data partition for wavefront parallelization of H.264 video encoder. IEEE Proceedings of International Symposium on Circuits and Systems."},{"key":"321_CR27","unstructured":"JVT (2003). Recommendation and Final Draft International Standard of Joint Video Specification (ITU-T Rec. H.264| ISO\/IEC 14496-10 AVC). Joint video team (JVT) of ISO\/IEC MPEG and ITU-T VCEG, JVTG050."},{"key":"321_CR28","unstructured":"van der Tol, E.B., Jaspers, E.G., & Gelderblom, R.H. (2003). Mapping of H. 264 decoding on a multiprocessor architecture. Proceedings SPIE Conference on Image and Video Communications and Processing."},{"key":"321_CR29","volume-title":"Pthreads programming","author":"B. Nichols","year":"1996","unstructured":"Nichols, B., & Buttlar, D. (1996). Pthreads programming. Sebastopol: O\u2019Reilly."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0321-4.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0321-4\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0321-4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:30Z","timestamp":1559391570000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0321-4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12,4]]},"references-count":29,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2009,11]]}},"alternative-id":["321"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0321-4","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,12,4]]}}}