{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,10]],"date-time":"2023-01-10T11:11:57Z","timestamp":1673349117331},"reference-count":17,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2009,1,10]],"date-time":"2009-01-10T00:00:00Z","timestamp":1231545600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1007\/s11265-008-0325-0","type":"journal-article","created":{"date-parts":[[2009,1,9]],"date-time":"2009-01-09T13:32:40Z","timestamp":1231507960000},"page":"139-144","source":"Crossref","is-referenced-by-count":4,"title":["A 270ps 20mW 108-bit End-around Carry Adder for Multiply-Add Fused Floating Point Unit"],"prefix":"10.1007","volume":"58","author":[{"given":"Xiao Yan","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Yiu-Hing","family":"Chan","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Montoye","sequence":"additional","affiliation":[]},{"given":"Leon","family":"Sigal","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Schwarz","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Kelly","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2009,1,10]]},"reference":[{"key":"325_CR1","unstructured":"Park, J., et al. (2000). \u201c470ps 64-bit parallel binary adder\u201d, Digest of of 2000 Symposium on VLSI Circuits."},{"key":"325_CR2","unstructured":"Mathew, S., et al. (2001). Sub-500-ps 64-b ALU in 0.18-\u00b5m SOI\/Bulk CMOS: design and scaling trends. IEEE Journal of Solid-State Circuits, 36, No. 11, November."},{"key":"325_CR3","doi-asserted-by":"crossref","unstructured":"Mathew, S., et al. (2003). A 4-Ghz 130-nm address generation unit with 32-bit sparse-tree adder core. IEEE Journal of Solid-State Circuits, 38, No. 5, May.","DOI":"10.1109\/JSSC.2003.810056"},{"key":"325_CR4","doi-asserted-by":"crossref","unstructured":"Shimazaki, Y., et al. (2004). A shared-well dual-supply-voltage 64-bit ALU. IEEE Journal of Solid-State Circuits, 39, No. 3, March.","DOI":"10.1109\/JSSC.2003.822775"},{"key":"325_CR5","doi-asserted-by":"crossref","unstructured":"Oklobdzija, V. G., et al. (2003). energy-delay estimation technique for high-performance microprocessor VLSI adders. Proceedings of the International Symposium on Computer Arithmetic, June 15\u201318.","DOI":"10.1109\/ARITH.2003.1207688"},{"key":"325_CR6","doi-asserted-by":"crossref","unstructured":"Oklobdzija, V. G., et al. (2005). Comparison of high-performance adders in the energy-delay space. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13, No. 6, June.","DOI":"10.1109\/TVLSI.2005.848819"},{"key":"325_CR7","doi-asserted-by":"crossref","unstructured":"Zeydel, B., et al. (2005). Efficient mapping of addition recurrence algorithms in CMOS. 17th IEEE Symposium on Computer Arithmetic, June 27\u201329.","DOI":"10.1109\/ARITH.2005.19"},{"key":"325_CR8","doi-asserted-by":"crossref","unstructured":"Montoye, R. K., et al. Design of the IBM RISC System\/6000 floating-point execution unit. IBM J Res Develop, 34(1), 59.","DOI":"10.1147\/rd.341.0059"},{"key":"325_CR9","unstructured":"Schwarz, E. (2006). Binary floating-point unit design, book chapter in High Performance Energy Efficient Microprocessor Design. R. Krishnam\u2019urthy and V. G. Oklobdzija (Eds), Springer, March."},{"key":"325_CR10","unstructured":"Leobandung, E., et al. \u201cHigh Performance 65nm SOI Technology with Dual Stress Liner and Low capacitance SRAM cell\u201d, 2005 Symposium on VLSI Technology."},{"key":"325_CR11","doi-asserted-by":"crossref","unstructured":"Kogge, P. M., et al. (1973). A parallel algorithm for the efficient solution of recurrence equations. IEEE Trans Comput, C-22(8).","DOI":"10.1109\/TC.1973.5009159"},{"key":"325_CR12","doi-asserted-by":"crossref","unstructured":"Knowles, S. (2001). A Family of Adders. Proc. 15th IEEE Symposium on Computer Arithmetic, June 11\u201313, Vail, CO, pp. 277\u2013284.","DOI":"10.1109\/ARITH.2001.930129"},{"key":"325_CR13","doi-asserted-by":"crossref","unstructured":"Yu, X., et al. (2006). \u201cA 5\u00a0GHz+ binary floating-point adder for the POWER6 processor\u201d, European Solid-State Circuits Conference, September.","DOI":"10.1109\/ESSCIR.2006.307557"},{"key":"325_CR14","unstructured":"Conn, A. R., et al. (1999). Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation. Proceedings of the Design Automation Conference, pp. 452\u2013459, June."},{"key":"325_CR15","unstructured":"Rao, V., et al. (1999). EinsTLT: transistor level timing with EinsTimer. ACM\/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, March 8\u20139."},{"key":"325_CR16","unstructured":"Horowitz, M. \u201cVLSI Scaling for Architects\u201d, Presentation slides, Computer Systems Laboratory, Stanford University."},{"key":"325_CR17","doi-asserted-by":"crossref","unstructured":"Neely, J. S., et al. (2000). CPAM: a common power analysis methodology for high-performance VLSI design. in Proceedings, IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging, pp. 303\u2013306, October.","DOI":"10.1109\/EPEP.2000.895550"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0325-0.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-008-0325-0\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-008-0325-0","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:30Z","timestamp":1559391570000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-008-0325-0"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1,10]]},"references-count":17,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,2]]}},"alternative-id":["325"],"URL":"https:\/\/doi.org\/10.1007\/s11265-008-0325-0","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,1,10]]}}}