{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T05:48:55Z","timestamp":1648964935479},"reference-count":18,"publisher":"Springer Science and Business Media LLC","issue":"2","license":[{"start":{"date-parts":[[2009,3,14]],"date-time":"2009-03-14T00:00:00Z","timestamp":1236988800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst Sign Image Video Technol"],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1007\/s11265-009-0344-5","type":"journal-article","created":{"date-parts":[[2009,3,13]],"date-time":"2009-03-13T17:59:32Z","timestamp":1236967172000},"page":"161-172","source":"Crossref","is-referenced-by-count":5,"title":["Transposed-Memory Free Implementation for Cost-Effective 2D-DCT Processor"],"prefix":"10.1007","volume":"58","author":[{"given":"Shih-Chang","family":"Hsia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chin-Feng","family":"Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Szu-Hong","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"King-Chu","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2009,3,14]]},"reference":[{"issue":"2","key":"344_CR1","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1049\/ip-cdt:19981911","volume":"145","author":"G. S. Tayor","year":"1998","unstructured":"Tayor, G. S., & Blair, G. M. (1998). Design for the discrete cosine transform in VLSI. IEE Proceedings on Computer Digital Technology, 145(2), 127\u2013133. doi: 10.1049\/ip-cdt:19981911 .","journal-title":"IEE Proceedings on Computer Digital Technology"},{"issue":"4","key":"344_CR2","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1145\/103085.103089","volume":"34","author":"G. K. Wallace","year":"1991","unstructured":"Wallace, G. K. (1991). The JPEG still picture compression standard. Communications of the ACM, 34(4), 30\u201344. doi: 10.1145\/103085.103089 .","journal-title":"Communications of the ACM"},{"key":"344_CR3","unstructured":"MPEG-2 video coder, ISO\/IEC DIS 13818-2."},{"issue":"7","key":"344_CR4","doi-asserted-by":"crossref","first-page":"849","DOI":"10.1109\/76.735381","volume":"8","author":"G. Cote","year":"1998","unstructured":"Cote, G., Erol, B., & Kossentini, F. (1998). H.263+: video coding at low bit rate. IEEE Transactions on Circuits and Systems for Video Technology, 8(7), 849\u2013866. doi: 10.1109\/76.735381 .","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"Sept","key":"344_CR5","doi-asserted-by":"crossref","first-page":"2174","DOI":"10.1109\/78.157218","volume":"40","author":"E. Feig","year":"1992","unstructured":"Feig, E., & Winograd, S. (1992). Fast algorithm for the discrete cosine transform. IEEE Transactions on Signal Processing, 40(Sept), 2174\u20132193. doi: 10.1109\/78.157218 .","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"6","key":"344_CR6","first-page":"1035","volume":"39","author":"W. Li","year":"1991","unstructured":"Li, W. (1991). A new algorithm to compute the DCT and its inverse. IEEE Transactions on Signal Processing, 39(6), 1035\u20131313. doi: 10.1109\/78.136537 .","journal-title":"IEEE Transactions on Signal Processing"},{"issue":"3","key":"344_CR7","doi-asserted-by":"crossref","first-page":"297","DOI":"10.1109\/31.101322","volume":"38","author":"N. I. Cho","year":"1991","unstructured":"Cho, N. I., & Lee, S. U. (1991). Fast algorithm and implementation of 2-D discrete cosine transform. IEEE Transactions on Circuits and Systems, 38(3), 297\u2013305. doi: 10.1109\/31.101322 .","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"2","key":"344_CR8","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1109\/76.143413","volume":"2","author":"D. Slawecki","year":"1992","unstructured":"Slawecki, D., & Li, W. (1992). DCT\/IDCT processor design for high data rate coding. IEEE Transactions on Circuits and Systems for Video Technology, 2(2), 135\u2013145. doi: 10.1109\/76.143413 .","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"5","key":"344_CR9","doi-asserted-by":"crossref","first-page":"396","DOI":"10.1109\/76.473561","volume":"5","author":"S. C. Hsia","year":"1992","unstructured":"Hsia, S. C., Liu, B. D., Yang, J. F., & Bai, B. L. (1992). VLSI implementation of parallel coefficient-by-coefficient two-dimensional IDCT processor. IEEE Transactions on Circuits and Systems for Video Technology, 5(5), 396\u2013406 Oct. 1995.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"2","key":"344_CR10","doi-asserted-by":"crossref","first-page":"150","DOI":"10.1109\/76.388063","volume":"5","author":"Y. T. Chang","year":"1992","unstructured":"Chang, Y. T., & Wang, C. L. (1992). New systolic array implementation of the 2D discrete cosine transform and its inverse. IEEE Transactions on Circuits and Systems for Video Technology, 5(2), 150\u2013157.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"4","key":"344_CR11","doi-asserted-by":"crossref","first-page":"492","DOI":"10.1109\/4.126536","volume":"27","author":"S. I. Uramoto","year":"1992","unstructured":"Uramoto, S. I., Inoue, Y., Takabake, A., Yamashita, Y., Terane, H., & Yoshimoto, M. (1992). A 100\u00a0MHz 2-D discrete cosine transform core processor. IEEE Journal of Solid-State Circuits, 27(4), 492\u2013498. doi: 10.1109\/4.126536 .","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"344_CR12","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/76.388064","volume":"5","author":"A. Madisetti","year":"1995","unstructured":"Madisetti, A., & Willson, N. (1995). A 100\u00a0MHz 2-D 8\u00d78 DCT\/IDCT processor for HDTV applications. IEEE Transactions on Circuits and Systems for Video Technology, 5(2), 158\u2013164. doi: 10.1109\/76.388064 .","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"issue":"1","key":"344_CR13","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1049\/ip-cdt:20030063","volume":"150","author":"A. Aggoun","year":"2003","unstructured":"Aggoun, A., & Jalloh, I. (2003). Two-dimensional DCT\/IDCT architecture. IEE Proceedings-Computers and Digital Techniques, 150(1), 2\u201310 20 Jan.","journal-title":"IEE Proceedings-Computers and Digital Techniques"},{"issue":"1","key":"344_CR14","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1109\/30.754418","volume":"45","author":"K. i. m. Kyeounsoo","year":"1999","unstructured":"Kyeounsoo, K. i. m., & Jong-Seog, K. o. h. (1999). An area efficient DCT architecture for MPEG-2 video encoder. IEEE Transactions on Consumer Electronics, 45(1), 62\u201367 Feb.","journal-title":"IEEE Transactions on Consumer Electronics"},{"key":"344_CR15","doi-asserted-by":"crossref","first-page":"3303","DOI":"10.1109\/ICASSP.2000.860106","volume":"6","author":"J. Takala","year":"2000","unstructured":"Takala, J., Nikara, J., Akopian, D., Astola, J., & Saarinen, J. (2000). Pipeline architecture for 8*8 discrete cosine transform. IEEE International Conference on Acoustics, Speech, and Signal Processing, 2000. ICASSP \u201900. Proc., 6, 3303\u20133306.","journal-title":"IEEE International Conference on Acoustics, Speech, and Signal Processing, 2000. ICASSP \u201900. Proc."},{"key":"344_CR16","doi-asserted-by":"crossref","unstructured":"Hsia S. C. (2003). An adaptive video coding control scheme for real-time MPEG applications. Journal on Applied Signal Processing, 245\u2013251, Mar.","DOI":"10.1155\/S1110865703210040"},{"issue":"6","key":"344_CR17","doi-asserted-by":"crossref","first-page":"465","DOI":"10.1109\/TCSVT.2003.813418","volume":"13","author":"S.-C. Hsia","year":"2003","unstructured":"Hsia, S.-C. (2003). Efficient memory IP design for HDTV coding applications. IEEE Transactions on Circuits and Systems for Video Technology, 13(6), 465\u2013471. doi: 10.1109\/TCSVT.2003.813418 .","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"344_CR18","unstructured":"Samir, P. (1996). \u201c Verilog HDL,\u201d Prentice Hall."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-009-0344-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-009-0344-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-009-0344-5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:30Z","timestamp":1559391570000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-009-0344-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3,14]]},"references-count":18,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2010,2]]}},"alternative-id":["344"],"URL":"https:\/\/doi.org\/10.1007\/s11265-009-0344-5","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,3,14]]}}}