{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,21]],"date-time":"2026-04-21T15:12:03Z","timestamp":1776784323730,"version":"3.51.2"},"reference-count":43,"publisher":"Springer Science and Business Media LLC","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1007\/s11265-010-0456-y","type":"journal-article","created":{"date-parts":[[2010,2,25]],"date-time":"2010-02-25T04:21:00Z","timestamp":1267071660000},"page":"329-345","source":"Crossref","is-referenced-by-count":9,"title":["A Split-Decoding Message Passing Algorithm for Low Density Parity Check Decoders"],"prefix":"10.1007","volume":"61","author":[{"given":"Tinoosh","family":"Mohsenin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bevan M.","family":"Baas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,2,26]]},"reference":[{"key":"456_CR1","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"IT-8","author":"RG Gallager","year":"1962","unstructured":"Gallager, R. G. (1962). Low-density parity check codes. IRE Transactions on Information Theory, IT-8, 21\u201328.","journal-title":"IRE Transactions on Information Theory"},{"key":"456_CR2","unstructured":"IEEE P802.3an, 10GBASE-T task force. http:\/\/www.ieee802.org\/3\/an ."},{"key":"456_CR3","unstructured":"T.T.S.I. digital video broadcasting (DVB) second generation framing structure for broadband satellite applications. http:\/\/www.dvb.org ."},{"key":"456_CR4","unstructured":"IEEE 802.16e (2005). Air interface for fixed and mobile broadband wireless access systems. IEEE p802.16e\/d12 draft."},{"key":"456_CR5","doi-asserted-by":"crossref","first-page":"533","DOI":"10.1109\/TIT.1981.1056404","volume":"27","author":"RM Tanner","year":"1981","unstructured":"Tanner, R. M. (1981). A recursive approach to low complexity codes. IEEE Transactions on Information Theory, 27, 533\u2013547.","journal-title":"IEEE Transactions on Information Theory"},{"key":"456_CR6","doi-asserted-by":"crossref","first-page":"399","DOI":"10.1109\/18.748992","volume":"45","author":"DJ MacKay","year":"1999","unstructured":"MacKay, D. J. (1999). Good error correcting codes based on very sparse matrices. IEEE Transactions on Information Theory, 45, 399\u2013431.","journal-title":"IEEE Transactions on Information Theory"},{"key":"456_CR7","doi-asserted-by":"crossref","first-page":"673","DOI":"10.1109\/26.768759","volume":"47","author":"M Fossorier","year":"1999","unstructured":"Fossorier, M., Mihaljevic, M., & Imai, H. (1999). Reduced complexity iterative decoding of low-density parity check codes based on belief propagation. IEEE Transactions on Communications, 47, 673\u2013680.","journal-title":"IEEE Transactions on Communications"},{"key":"456_CR8","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/18.485714","volume":"42","author":"J Hagenauer","year":"1996","unstructured":"Hagenauer, J., Offer, E., & Papke, L. (1996). Iterative decoding of block and convolutional codes. IEEE Transactions on Information Theory, 42, 429\u2013445.","journal-title":"IEEE Transactions on Information Theory"},{"key":"456_CR9","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1109\/26.990903","volume":"50","author":"J Chen","year":"2002","unstructured":"Chen, J., & Fossorier, M. (2002). Near optimum universal belief propagation based decoding of low-density parity check codes. IEEE Transactions on Communications, 50, 406\u2013414.","journal-title":"IEEE Transactions on Communications"},{"key":"456_CR10","doi-asserted-by":"crossref","first-page":"1288","DOI":"10.1109\/TCOMM.2005.852852","volume":"53","author":"J Chen","year":"2005","unstructured":"Chen, J., Dholakia, A., Eleftheriou, E., & Fossorier, M. (2005). Reduced-complexity decoding of LDPC codes. IEEE Transactions on Communications, 53, 1288\u20131299.","journal-title":"IEEE Transactions on Communications"},{"key":"456_CR11","doi-asserted-by":"crossref","first-page":"1967","DOI":"10.1109\/TCSI.2008.918002","volume":"55","author":"S Bates","year":"2008","unstructured":"Bates, S., Chen, Z., et al. (2008). A low-cost serial decoder architecture for low-density parity-check convolutional codes. IEEE Transactions on Circuits and Systems I, 55, 1967\u20131976.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"456_CR12","doi-asserted-by":"crossref","first-page":"892","DOI":"10.1109\/TCSI.2005.862074","volume":"53","author":"L Yang","year":"2006","unstructured":"Yang, L., Liu, H., & Shi, R. (2006). Code construction and FPGA implementation of a low-error-floor multi-rate low-density parity-check decoder. IEEE Transactions on Circuits and Systems I, 53, 892.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"456_CR13","doi-asserted-by":"crossref","first-page":"2898","DOI":"10.1109\/TCSI.2008.922024","volume":"55","author":"Y Dai","year":"2008","unstructured":"Dai, Y., Chen, N., & Yan, Z. (2008). Memory efficient decoder architectures for quasi-cyclic LDPC codes. IEEE Transactions on Circuits and Systems I, 55, 2898\u20132911.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"456_CR14","first-page":"672","volume":"43","author":"X Shih","year":"2008","unstructured":"Shih, X., Zhan, C., Lin, C., & Wu, A. (2008). An 8.29\u00a0mm2 52\u00a0mW multi-mode LDPC decoder design for mobile WiMAX system in 0.13 CMOS process. JSSC, 43, 672\u2013683.","journal-title":"JSSC"},{"key":"456_CR15","first-page":"684","volume":"43","author":"CH Liu","year":"2008","unstructured":"Liu, C. H., et al. (2008). An LDPC decoder chip based on self-routing network for IEEE 802.16e applications. JSSC, 43, 684\u2013694.","journal-title":"JSSC"},{"key":"456_CR16","doi-asserted-by":"crossref","first-page":"3697","DOI":"10.1109\/TCSI.2008.926995","volume":"55","author":"L Liu","year":"2008","unstructured":"Liu, L., & Shi, R. (2008). Sliced message passing: High throughput overlapped decoding of high-rate low density parity-check codes. IEEE Transactions on Circuits and Systems I, 55, 3697\u20133710.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"456_CR17","unstructured":"Zhang, Z., Dolecek, L., et al. (2009). A 47 Gb\/s LDPC decoder with improved low error rate performance. In Symposium on VLSI circuits (pp. 22\u201323)."},{"key":"456_CR18","doi-asserted-by":"crossref","first-page":"215","DOI":"10.1109\/TCSII.2009.2015353","volume":"56","author":"Z Wang","year":"2009","unstructured":"Wang, Z., Li, L., et al. (2009). Efficient shuffle network architecture and application for WiMAX LDPC decoders. IEEE Transactions on Circuits and Systems II: Express Briefs, 56, 215\u2013219.","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"456_CR19","first-page":"684","volume":"41","author":"M Mansour","year":"2006","unstructured":"Mansour, M., & Shanbhag, N. R. (2006). A 640-Mb\/s 2048-bit programmable LDPC decoder chip. JSSC, 41, 684\u2013698.","journal-title":"JSSC"},{"key":"456_CR20","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1109\/TVLSI.2007.891098","volume":"15","author":"Z Wang","year":"2007","unstructured":"Wang, Z., & Cui, Z. (2007). Low-complexity high-speed decoder design for quasi-cyclic LDPC codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15, 104\u2013114.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"456_CR21","doi-asserted-by":"crossref","unstructured":"Urard, P., Paumier, L., et al. (2008). A 360mW 105Mb\/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes enabling satellite-transmission portable devices. In ISSCC (pp. 310\u2013311).","DOI":"10.1109\/ISSCC.2008.4523181"},{"key":"456_CR22","unstructured":"Liu, H., Lin, C., et al. (2005). A 480mb\/s LDPC-COFDM-based UWB baseband transceiver. In ISSCC (Vol. 1, pp. 444\u2013445)."},{"key":"456_CR23","doi-asserted-by":"crossref","first-page":"2240","DOI":"10.1109\/TCSI.2007.904641","volume":"54","author":"C Fewer","year":"2007","unstructured":"Fewer, C., Flanagan, F., & Fagan, A. (2007). A versatile variable rate LDPC codec architecture. IEEE Transactions on Circuits and Systems I, 54, 2240\u20132251.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"456_CR24","doi-asserted-by":"crossref","first-page":"542","DOI":"10.1109\/TCSII.2007.894409","volume":"54","author":"G Masera","year":"2007","unstructured":"Masera, G., Quaglio, F., & Vacca, F. (2007). Implementation of a flexible LDPC decoder. IEEE Transactions on Circuits and Systems I, 54, 542\u2013546.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"456_CR25","doi-asserted-by":"crossref","first-page":"572","DOI":"10.1109\/TCSI.2008.916433","volume":"55","author":"H Zhang","year":"2008","unstructured":"Zhang, H., Zhu, J., Shi, H., & Wang, D. (2008). Layered approx-regular LDPC code construction and encoder\/decoder design. IEEE Transactions on Circuits and Systems I, 55, 572\u2013585.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"issue":"3","key":"456_CR26","first-page":"404","volume":"37","author":"A Blanksby","year":"2002","unstructured":"Blanksby, A., & Howland, C. J. (2002). A 690-mW 1-Gb\/s 1024-b, rate 1\/2 low-density parity-check code decoder. JSSC, 37(3), 404\u2013412.","journal-title":"JSSC"},{"key":"456_CR27","doi-asserted-by":"crossref","unstructured":"Mohsenin, T., & Baas, B. (2006). Split-Row: A reduced complexity, high throughput LDPC decoder architecture. In ICCD (pp. 13\u201316).","DOI":"10.1109\/ICCD.2006.4380835"},{"key":"456_CR28","doi-asserted-by":"crossref","unstructured":"Mohsenin, T., & Baas, B. (2007). High-throughput LDPC decoders using a multiple split-row method. In ICASSP (Vol. 2, pp. 13\u201316).","DOI":"10.1109\/ICASSP.2007.366160"},{"key":"456_CR29","unstructured":"Darabiha, A., Carusone, A. C., & Kschischang, F. R. (2007). A 3.3-Gbps bit-serial block-interlaced Min-Sum LDPC decoder in 0.13-um CMOS. In IEEE custom integrated circuits conference (pp.459\u2013462)."},{"key":"456_CR30","unstructured":"Kim, E., Jayakumar, N., Bhagwat, P., & Khatri, S. P. (2006). A high-speed fully-programmable VLSI decoder for regular LDPC codes. In International conference on acoustics, speech, and signal processing (Vol.3, pp. 972\u2013975)."},{"key":"456_CR31","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/TCSII.2007.905328","volume":"55","author":"A Darabiha","year":"2008","unstructured":"Darabiha, A., Carusone, A. C., & Kschischang, F. R. (2008). Block-interlaced LDPC decoders with reduced interconnect complexity. IEEE Transactions on Circuits and Systems Part II: Express Briefs, 55, 74\u201378.","journal-title":"IEEE Transactions on Circuits and Systems Part II: Express Briefs"},{"key":"456_CR32","doi-asserted-by":"crossref","first-page":"1045","DOI":"10.1109\/TCSI.2005.862181","volume":"53","author":"S Kang","year":"2006","unstructured":"Kang, S., & Park, I. (2006). Loosely coupled memory-based decoding architecture for low density parity check codes. IEEE Transactions on Circuits and Systems I, 53, 1045\u20131056.","journal-title":"IEEE Transactions on Circuits and Systems I"},{"key":"456_CR33","doi-asserted-by":"crossref","unstructured":"Cui, Z., & Wang, Z. (2007). Efficient message passing architecture for high throughput LDPC decoder. In ISCAS (pp. 917\u2013920).","DOI":"10.1109\/ISCAS.2007.378075"},{"key":"456_CR34","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1109\/18.910577","volume":"47","author":"T Richardson","year":"2001","unstructured":"Richardson, T., & Urbanke, R. (2001). The capacity of low-density parity check codes under message-passing decoding. IEEE Transactions on Information Theory, 47, 599\u2013618.","journal-title":"IEEE Transactions on Information Theory"},{"key":"456_CR35","doi-asserted-by":"crossref","first-page":"317","DOI":"10.1109\/LCOMM.2003.814716","volume":"7","author":"I Djurdjevic","year":"2003","unstructured":"Djurdjevic, I., Xu, J., Abdel-Ghaffar, K., & Lin, S. (2003). A class of low-density parity-check codes constructed based on Reed\u2013Solomon codes with two information symbols. IEEE Communications Letters, 7, 317\u2013319.","journal-title":"IEEE Communications Letters"},{"key":"456_CR36","doi-asserted-by":"crossref","first-page":"1038","DOI":"10.1109\/TCOMM.2004.831353","volume":"52","author":"L Chen","year":"2004","unstructured":"Chen, L., Xu, J., Djurdjevic, I., & Lin, S. (2004). Near-Shannon-limit quasi-cyclic low-density parity-check codes. IEEE Transactions on Communications, 52, 1038\u20131042.","journal-title":"IEEE Transactions on Communications"},{"issue":"7","key":"456_CR37","doi-asserted-by":"crossref","first-page":"2711","DOI":"10.1109\/18.959255","volume":"47","author":"Y Kou","year":"2001","unstructured":"Kou, Y., Lin, S., & Fossorier, M. P. C. (2001). Low-density parity-check codes based on finite geometries: A rediscovery and new results. IEEE Transactions on Information Theory, 47(7), 2711\u20132736.","journal-title":"IEEE Transactions on Information Theory"},{"key":"456_CR38","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1109\/LCOMM.2004.825737","volume":"8","author":"J Zhang","year":"2004","unstructured":"Zhang, J., Fossorier, M. P. C. (2004). A modified weighted bit-flipping decoding of low-density parity-check codes. IEEE Communications Letters, 8, 165\u2013167.","journal-title":"IEEE Communications Letters"},{"key":"456_CR39","doi-asserted-by":"crossref","unstructured":"Gunnam, K. K., et al. (2006). Decoding of quasi-cyclic LDPC codes using an on-the-fly computation. In 40th asilomar conference on signals, systems and computers (pp. 1192\u20131199).","DOI":"10.1109\/ACSSC.2006.354944"},{"key":"456_CR40","doi-asserted-by":"crossref","unstructured":"Zhang, Z., Venkat, A., et al. (2007). Quantization effects in low-density parity-check decoders. In ICC (pp. 6231\u20136237).","DOI":"10.1109\/ICC.2007.1032"},{"key":"456_CR41","volume-title":"Digital integrated circuits","author":"J Rabaey","year":"2003","unstructured":"Rabaey, J., Chandrakasan, A., & Nikolic, B. (2003). Digital integrated circuits (2nd ed.). Upper Saddle River: Prentice Hall.","edition":"2"},{"issue":"4","key":"456_CR42","doi-asserted-by":"crossref","first-page":"1130","DOI":"10.1109\/JSSC.2009.2013772","volume":"44","author":"DN Truong","year":"2009","unstructured":"Truong, D. N., Cheng, W. H., et al. (2009). A 167-processor computational platform in 65\u00a0nm CMOS. IEEE Journal of Solid-State Circuits (JSSC), 44(4), 1130\u20131144.","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"456_CR43","first-page":"1835","volume":"43","author":"A Darabiha","year":"2008","unstructured":"Darabiha, A., Carusone, A. C., & Kschischang, F. R. (2008). Power reduction techniques for LDPC decoders. JSSC, 43, 1835\u20131845.","journal-title":"JSSC"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.springerlink.com\/index\/pdf\/10.1007\/s11265-010-0456-y","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,26]],"date-time":"2019-02-26T16:32:22Z","timestamp":1551198742000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0456-y"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,26]]},"references-count":43,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["456"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0456-y","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2,26]]}}}