{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T11:54:36Z","timestamp":1709466876231},"reference-count":15,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,2,17]],"date-time":"2010-02-17T00:00:00Z","timestamp":1266364800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1007\/s11265-010-0457-x","type":"journal-article","created":{"date-parts":[[2010,2,16]],"date-time":"2010-02-16T06:48:15Z","timestamp":1266302895000},"page":"347-352","source":"Crossref","is-referenced-by-count":2,"title":["Energy-Efficient Double-Edge Triggered Flip-Flop"],"prefix":"10.1007","volume":"61","author":[{"given":"Chua-Chin","family":"Wang","sequence":"first","affiliation":[]},{"given":"Gang-Neng","family":"Sung","sequence":"additional","affiliation":[]},{"given":"Ming-Kai","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Ying-Yu","family":"Shen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,2,17]]},"reference":[{"issue":"2","key":"457_CR1","doi-asserted-by":"crossref","first-page":"133","DOI":"10.1109\/82.823541","volume":"47","author":"C-C Wang","year":"2000","unstructured":"Wang, C.-C., Huang, C.-J., & Tsai, K.-C. (2000). A 1.0 GHz 0.6-\u03bcm 8-bit carry lookahead adder using PLA-styled all-N-transistor logic. IEEE Transactions of Circuits and Systems, Part II: Analog and Digital Signal Processing, 47(2), 133\u2013135.","journal-title":"IEEE Transactions of Circuits and Systems, Part II: Analog and Digital Signal Processing"},{"issue":"6","key":"457_CR2","doi-asserted-by":"crossref","first-page":"433","DOI":"10.1049\/ip-cdt:19982348","volume":"145","author":"C-C Wang","year":"1998","unstructured":"Wang, C.-C., Wu, C.-F., & Tsai, K.-C. (1998). A 1.0 GHz 64-bit high-speed comparator using ANT dynamic logic with two-phase clocking. IEE Proceedings\u2014Computers and Digital Techniques, 145(6), 433\u2013436.","journal-title":"IEE Proceedings\u2014Computers and Digital Techniques"},{"issue":"8","key":"457_CR3","doi-asserted-by":"crossref","first-page":"1168","DOI":"10.1109\/4.90071","volume":"26","author":"M Afghahi","year":"1991","unstructured":"Afghahi, M., & Yuan, J. (1991). Double edge-triggered D-flip-flop for high-speed CMOS circuits. IEEE Journal of Solid-State Circuits, 26(8), 1168\u20131170.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"457_CR4","doi-asserted-by":"crossref","unstructured":"Johnson, T. A., & Kourtev, I. S. (2001). A single latch, high speed double-edge triggered flip-flop (DETFF). In 2001 IEEE international conference on electronics, circuits, and systems (Vol. 1, pp.\u00a0189\u2013192).","DOI":"10.1109\/ICECS.2001.957712"},{"issue":"5","key":"457_CR5","doi-asserted-by":"crossref","first-page":"648","DOI":"10.1109\/4.997859","volume":"37","author":"C Kim","year":"2002","unstructured":"Kim, C., & Kang, S.-M. (2002). A low-swing clock double-edge triggered flip-flop. IEEE Journal of Solid-State Circuits, 37(5), 648\u2013652.","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"457_CR6","doi-asserted-by":"crossref","first-page":"1008","DOI":"10.1109\/4.58294","volume":"25","author":"SL Lu","year":"1990","unstructured":"Lu, S. L., & Ercegovac, M. (1990). A novel CMOS implementation of double-edge triggered flip-flops. IEEE Journal of Solid-State Circuits, 25(4), 1008\u20131010.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"457_CR7","doi-asserted-by":"crossref","unstructured":"Sung, Y. Y., & Chang, R. C. (2004). A novel CMOS double-edge triggered flip-flop for low-power applications. In 2004 IEEE international symposium on circuits & systems (ISCAS\u20192004) (pp. 665\u2013668).","DOI":"10.1109\/ISCAS.2004.1329359"},{"key":"457_CR8","doi-asserted-by":"crossref","unstructured":"Wang, J.-S. (1997). A new true-single-phase-clocked double-edge-triggered flip flop for low-power VLSI design. In 1997 IEEE international symposium on circuits & systems (ISCAS\u201997) (pp. 1986\u20131989).","DOI":"10.1109\/ISCAS.1997.621520"},{"issue":"2","key":"457_CR9","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1049\/ip-cds:20041241","volume":"152","author":"S-H Rasouli","year":"2005","unstructured":"Rasouli, S.-H., Khademzadeh, A., Afzali-Kusha, A., & Nourani, M. (2005). Low-power single- and double-edge-triggered flip-flops for high-speed applications. IEE Proceedings. Circuits, Devices and Systems, 152(2), 118\u2013122.","journal-title":"IEE Proceedings. Circuits, Devices and Systems"},{"issue":"2","key":"457_CR10","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1109\/TCSII.2005.855734","volume":"53","author":"Y-H Shu","year":"2006","unstructured":"Shu, Y.-H., Tenqchen, S., Sun, M.-C., & Feng, W.-S. (2006). XNOR-based double-edge-triggered flip-flop for two-phase pipelines. IEEE Transactions on Circuits and Systems, 53(2), 138\u2013142.","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"457_CR11","unstructured":"Goh, W. L., Seng, Y. K., Zhang, W., & Lim, H. G. (2007). A novel static dual edge-trigger flip-flop for high-frequency low-power application. In 2007 International symposium on integrated circuits (ISIC\u201907) (Vols. 26\u201328, pp.\u00a0208\u2013211)."},{"issue":"4","key":"457_CR12","doi-asserted-by":"crossref","first-page":"763","DOI":"10.1109\/TCSI.2008.2002921","volume":"56","author":"T-J Lee","year":"2009","unstructured":"Lee, T.-J., Chang, T.-Y., & Wang, C.-C. (2009). Wide-range 5.0\/3.3\/1.8-V I\/O buffer using 0.35-m 3.3-V CMOS technology. IEEE Transactions on Circuits and Systems I: Regular Papers, 56(4), 763\u2013772.","journal-title":"IEEE Transactions on Circuits and Systems I: Regular Papers"},{"issue":"7","key":"457_CR13","doi-asserted-by":"crossref","first-page":"936","DOI":"10.1109\/TVLSI.2008.2000594","volume":"16","author":"C-C Wang","year":"2008","unstructured":"Wang, C.-C., Huang, C.-C., Huang, J.-M., Chang, C.-Y., & Li, C.-P. (2008). ZigBee 868\/915-MHz modulator\/demodulator for wireless personal area network. IEEE Transactions on VLSI Systems, 16(7), 936\u2013939.","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"2","key":"457_CR14","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1007\/s11265-007-0128-8","volume":"52","author":"C-C Wang","year":"2008","unstructured":"Wang, C.-C., Sung, G.-N., & Liu, P.-L. (2008). Power-aware design of an 8-bit pipelining ANT-based CLA using data transition detection. Journal of Signal Processing Systems, 52(2), 127\u2013135.","journal-title":"Journal of Signal Processing Systems"},{"key":"457_CR15","unstructured":"Oh, C., Kim, S., & Shin, Y. (2009). Timing analysis of dual-edge-triggered flip-flop based circuits with clock gating. In 2009 IEEE international conference on IC design and technology (ICICDT\u201909) (pp.\u00a059\u201362)."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0457-x.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0457-x\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0457-x","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:33Z","timestamp":1559391573000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0457-x"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2,17]]},"references-count":15,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["457"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0457-x","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2,17]]}}}