{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T11:45:16Z","timestamp":1648727116504},"reference-count":28,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,3,6]],"date-time":"2010-03-06T00:00:00Z","timestamp":1267833600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2010,12]]},"DOI":"10.1007\/s11265-010-0458-9","type":"journal-article","created":{"date-parts":[[2010,3,5]],"date-time":"2010-03-05T13:02:59Z","timestamp":1267794179000},"page":"353-365","source":"Crossref","is-referenced-by-count":3,"title":["Low Complexity Reconfigurable DSP Circuit Implementations Based on Common Sub-expression Elimination"],"prefix":"10.1007","volume":"61","author":[{"given":"H.","family":"Ho","sequence":"first","affiliation":[]},{"given":"V.","family":"Szwarc","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kwasniewski","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2010,3,6]]},"reference":[{"issue":"1","key":"458_CR1","doi-asserted-by":"crossref","first-page":"58","DOI":"10.1109\/43.739059","volume":"18","author":"R Pasko","year":"1999","unstructured":"Pasko, R., Schaumont, P., Derudder, V., Vernalde, V., & Durackova, D. (1999). A new algorithm for elimination of common subexpressions. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(1), 58\u201368.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"6","key":"458_CR2","first-page":"711","volume":"153","author":"KN Macpherson","year":"2006","unstructured":"Macpherson, K. N., & Steward, R. W. (2006). Area efficient FIR filters for high speed FPGA implementation. IEE Proceeding: Vision, Image and Signal Processing, 153(6), 711\u2013720.","journal-title":"IEE Proceeding: Vision, Image and Signal Processing"},{"issue":"9","key":"458_CR3","doi-asserted-by":"crossref","first-page":"569","DOI":"10.1109\/82.466647","volume":"42","author":"AG Dempster","year":"1995","unstructured":"Dempster, A. G., & Macleod, M. (1995). Use of minimum-adder multiplier blocks in FIR digital filters. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 42(9), 569\u2013576.","journal-title":"IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing"},{"key":"458_CR4","doi-asserted-by":"crossref","unstructured":"Mirzaei, S., Hosangadi, A., & Kastner, R. (2006). FPGA implementation of high speed FIR filters using add and shift method. Proc. of the 14th Intl. Conference on FPGA FPGA'06, pp. 231\u2013237.","DOI":"10.1109\/ICCD.2006.4380833"},{"issue":"11","key":"458_CR5","doi-asserted-by":"crossref","first-page":"651","DOI":"10.1049\/el:20040436","volume":"40","author":"MD Macleod","year":"2004","unstructured":"Macleod, M. D., & Dempster, A. G. (2004). Common subexpression elimination algorithm for low-cost multiplierless implementation of matrix multipliers. Electronics Letters, 40(11), 651\u2013652.","journal-title":"Electronics Letters"},{"key":"458_CR6","unstructured":"Mehendale, M., Sherlekar, S. D., & Vekantesh, G. (1995). Synthesis of multiplierless FIR filters with minimum number of additions. Proceedings of the 1995 IEEE\/ACM International Conference on Computer-Aided Design. Los Alamitos CA., pp. 668\u2013671."},{"key":"458_CR7","doi-asserted-by":"crossref","first-page":"677","DOI":"10.1109\/82.539000","volume":"43","author":"RI Hartley","year":"1996","unstructured":"Hartley, R. I. (1996). Subexpression sharing in filters using canonic signed digit multipliers. IEEE Transactions Circuits and Systems II, 43, 677\u2013688.","journal-title":"IEEE Transactions Circuits and Systems II"},{"issue":"2","key":"458_CR8","doi-asserted-by":"crossref","first-page":"151","DOI":"10.1109\/43.486662","volume":"15","author":"M Potkonjak","year":"1996","unstructured":"Potkonjak, M., Srivastava, M. B., & Chandrakasan, A. P. (1996). Multiple constant multiplications: efficient and versatile framework and algorithms for exploring common subexpression elimination. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 15(2), 151\u2013165.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"12","key":"458_CR9","doi-asserted-by":"crossref","first-page":"1525","DOI":"10.1109\/TCAD.2002.804374","volume":"21","author":"IC Park","year":"2002","unstructured":"Park, I. C., & Kang, H. J. (2002). Digital filter synthesis based on an algorithm to generate all minimal signed digit representations. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(12), 1525\u20131529.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"4","key":"458_CR10","doi-asserted-by":"crossref","first-page":"419","DOI":"10.1109\/92.863621","volume":"8","author":"HT Nguyen","year":"2000","unstructured":"Nguyen, H. T., & Chatterjee, A. (2000). Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesis. IEEE Transactions on Very Large Scale Integration Systems, 8(4), 419\u2013424.","journal-title":"IEEE Transactions on Very Large Scale Integration Systems"},{"key":"458_CR11","unstructured":"Hosangadi, A., Fallah, F., & Kastner, R. (2005). Simultaneous optimization of delay and number of operations in multiplierless implementation of linear systems. Proc. of the 14th Intl. Workshop on Logic and Synthesis IWLS\u201905."},{"key":"458_CR12","unstructured":"Wu, Q., Song, Q., & Sun, Y. (2004). A novel algorithm for common subexpression elimination in VLSI implementation of high speed multiplierless FIR filters. Proc. of the 6th IASTED Intl. Conference on Signal and Image Processing SIP\u201904, pp. 346\u2013350."},{"key":"458_CR13","doi-asserted-by":"crossref","unstructured":"Aksoy, L., Gunes, E. O., & Flores, P. (2008). An exact breadth-first search algorithm for the multiple constant multiplications problem. Proc. of the 26th NORCHIP Conf., Nov. 2008, pp. 41\u201346.","DOI":"10.1109\/NORCHP.2008.4738280"},{"key":"458_CR14","volume-title":"Computer arithmetic: Principles, architecture and design","author":"K Hwang","year":"1978","unstructured":"Hwang, K. (1978). Computer arithmetic: Principles, architecture and design. New York: Wiley."},{"key":"458_CR15","doi-asserted-by":"crossref","first-page":"1385","DOI":"10.1109\/12.61047","volume":"39","author":"MD Ercegovac","year":"1990","unstructured":"Ercegovac, M. D., & Lang, T. (1990). Fast multiplication without carry propagate addition. IEEE Transactions on Computers, 39, 1385\u20131390.","journal-title":"IEEE Transactions on Computers"},{"key":"458_CR16","doi-asserted-by":"crossref","unstructured":"Asato, C., Ditzen, C., & Dholakia, S. (1989). A datapath multiplier with automatic insertion of pipeline stages. IEEE Proc. of Custom Integrated Circuits Conference, pp. 23.2.1\u201323.2.4.","DOI":"10.1109\/CICC.1989.56815"},{"issue":"2","key":"458_CR17","doi-asserted-by":"crossref","first-page":"236","DOI":"10.1093\/qjmam\/4.2.236","volume":"4","author":"AD Booth","year":"1951","unstructured":"Booth, A. D. (1951). A signed binary multiplication technique. Quarterly Journal of Mechanics and Applied Mathematics, 4(2), 236\u2013240.","journal-title":"Quarterly Journal of Mechanics and Applied Mathematics"},{"issue":"1","key":"458_CR18","first-page":"67","volume":"49","author":"OL McSorley","year":"1961","unstructured":"McSorley, O. L. (1961). High speed arithmetic in binary computers. Proceedings of the Institute of Radio Engineers, 49(1), 67\u201391.","journal-title":"Proceedings of the Institute of Radio Engineers"},{"key":"458_CR19","unstructured":"Shin, M. C., Kang, S. H., & Park, I. C. (2001). An area-efficient iterative modified-booth multiplier based on self-timed clocking. IEEE Int\u2019l Conf. on Computer, pp. 511\u2013514."},{"issue":"5","key":"458_CR20","doi-asserted-by":"crossref","first-page":"50","DOI":"10.1109\/MC.1984.1659138","volume":"17","author":"FJ Taylor","year":"1984","unstructured":"Taylor, F. J. (1984). Residue arithmetic: a tutorial with examples. IEEE Computer Magazine, 17(5), 50\u201362.","journal-title":"IEEE Computer Magazine"},{"key":"458_CR21","doi-asserted-by":"crossref","unstructured":"Jenkins, W., & Davidson, E. (1985). A custom-designed integrated circuit for the realization of residue number digital filters. Proc. ICASSP, pp. 220\u2013223.","DOI":"10.1109\/ICASSP.1985.1168482"},{"key":"458_CR22","doi-asserted-by":"crossref","unstructured":"Mahesh, R., & Vinod, A. P. (2007). An architecture for integrating low complexity and reconfigurability for channel filters in software defined radio receivers. In Proc. IEEE International Symposium on Circuits and Systems, May 2007, pp. 2514\u20132517.","DOI":"10.1109\/ISCAS.2007.378750"},{"issue":"3","key":"458_CR23","doi-asserted-by":"crossref","first-page":"292","DOI":"10.1109\/TVLSI.2002.1043332","volume":"10","author":"K Muhammad","year":"2002","unstructured":"Muhammad, K., & Roy, K. (2002). Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10(3), 292\u2013300.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"458_CR24","unstructured":"Ho, H., Szwarc, V., & Kwasniewski, T. (2007). Hardware optimization of a configurable polyphase-FFT design using common sub-expression elimination. Proc. of the MWSCAS\/NEWCAS \u201807, Montreal, Aug. 5\u20137, 2007."},{"key":"458_CR25","doi-asserted-by":"crossref","unstructured":"Quan, G., Davis, J. P., Devarkal, S., & Buell, D. A. (2005). High-level synthesis for large bit\u2013width multipliers on FPGAs: a case study. Proc. of the 3rd IEEE\/ACM\/IFIP Intl Conference on Hardware\/Software Codesign and System Synthesis, pp. 213\u2013218.","DOI":"10.1145\/1084834.1084890"},{"key":"458_CR26","unstructured":"Gokul, G., Zhuo, L., Choi, S., & Prasanna, V. (2004). Analysis of high-performance floating-point arithmetic on FPGAs. Proc. of the 18th Parallel and Distributed Processing Symposium IPDPS\u201904, April 2004, p. 149."},{"key":"458_CR27","doi-asserted-by":"crossref","DOI":"10.1109\/9780470544792","volume-title":"Handbook of real-time fast fourier transforms","author":"WW Smith","year":"1995","unstructured":"Smith, W. W., & Smith, J. M. (1995). Handbook of real-time fast fourier transforms. Piscataway: IEEE Press."},{"key":"458_CR28","unstructured":"Xilinx Corporation website, http:\/\/www.xilinx.com ."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0458-9.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0458-9\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0458-9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T08:19:33Z","timestamp":1559377173000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0458-9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3,6]]},"references-count":28,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2010,12]]}},"alternative-id":["458"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0458-9","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3,6]]}}}