{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,20]],"date-time":"2023-08-20T15:56:45Z","timestamp":1692547005011},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,3,17]],"date-time":"2010-03-17T00:00:00Z","timestamp":1268784000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1007\/s11265-010-0461-1","type":"journal-article","created":{"date-parts":[[2010,3,16]],"date-time":"2010-03-16T10:28:48Z","timestamp":1268735328000},"page":"273-285","source":"Crossref","is-referenced-by-count":2,"title":["Hardware\/Software Co-reconfigurable Instruction Decoder for Adaptive Multi-core DSP Architectures"],"prefix":"10.1007","volume":"62","author":[{"given":"Yong-Kyu","family":"Jung","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,3,17]]},"reference":[{"issue":"7","key":"461_CR1","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/MC.2005.231","volume":"38","author":"A Jerraya","year":"2005","unstructured":"Jerraya, A., Tenhunen, H., & Wolf, W. (2005). Multiprocessor systems-on-chips. IEEE Computer, 38(7), 36\u201340.","journal-title":"IEEE Computer"},{"key":"461_CR2","doi-asserted-by":"crossref","unstructured":"Jerraya, A., Petrot, F., & Bouchhima, A. (2006). Programming models and HW-SW interfaces abstraction for multi-processor SoC. IEEE Design automation conference, July 2006, pp. 280\u2013285.","DOI":"10.1145\/1146909.1146981"},{"key":"461_CR3","doi-asserted-by":"crossref","unstructured":"Martin, G. (2006). Overview of the MPSoC design challenge. IEEE Design automation conference, July 2006, pp. 274\u2013279.","DOI":"10.1145\/1146909.1146980"},{"issue":"4","key":"461_CR4","doi-asserted-by":"crossref","first-page":"755","DOI":"10.1109\/TCSI.2005.844109","volume":"52","author":"L Zhaohui","year":"2005","unstructured":"Zhaohui, L., Dickson, K., & McCanny, J. (2005). Application-specific instruction set processor for SoC implementation of modern signal processing algorithms. IEEE Transactions on Circuits and Systems, 52(4), 755\u2013765.","journal-title":"IEEE Transactions on Circuits and Systems"},{"issue":"7","key":"461_CR5","doi-asserted-by":"crossref","first-page":"51","DOI":"10.1109\/MC.2005.226","volume":"38","author":"S Leibson","year":"2005","unstructured":"Leibson, S., & Kim, J. (2005). Configurable processors: a new era in chip design. IEEE Computer, 38(7), 51\u201359.","journal-title":"IEEE Computer"},{"key":"461_CR6","doi-asserted-by":"crossref","unstructured":"Zhaohui, L., Dickson, K., & McCanny, J. (2005). Application-specific instruction set processor for SoC implementation of modern signal processing algorithms. IEEE Transactions on Circuits and Systems, April 2005, pp. 755\u2013765.","DOI":"10.1109\/TCSI.2005.844109"},{"issue":"9","key":"461_CR7","doi-asserted-by":"crossref","first-page":"847","DOI":"10.1109\/TSE.2002.1033225","volume":"28","author":"F Barat","year":"2002","unstructured":"Barat, F., Lauwereins, R., & Deconinck, G. (2002). Reconfigurable instruction set processors from a hardware\/software perspective. IEEE Transactions on Software Engineering, 28(9), 847\u2013862.","journal-title":"IEEE Transactions on Software Engineering"},{"issue":"3","key":"461_CR8","doi-asserted-by":"crossref","first-page":"521","DOI":"10.1109\/JSSC.2002.808288","volume":"38","author":"M Borgatti","year":"2003","unstructured":"Borgatti, M., Lertora, F., et al. (2003). A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I\/O. IEEE Journal of Solid-State Circuits, 38(3), 521\u2013529.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"461_CR9","doi-asserted-by":"crossref","unstructured":"Atasu, K., Pozzi, L., & Ienne, P. (2003). Automatic application-specific instruction-set extensions under microarchitectural constraints. In Proc. of IEEE Design Automation Conference, June 2003, pp. 256\u2013261.","DOI":"10.1145\/775832.775897"},{"key":"461_CR10","doi-asserted-by":"crossref","unstructured":"Mesman, B., Zhao, Q. et al. (2003). Reconfigurable instruction-set application-tuning for DSP. Journal of Circuits, Systems, and Computers, June 2003, pp. 333\u2013352.","DOI":"10.1142\/S0218126603000787"},{"issue":"4","key":"461_CR11","doi-asserted-by":"crossref","first-page":"590","DOI":"10.1145\/950162.950168","volume":"2","author":"Z Qingfeng","year":"2003","unstructured":"Qingfeng, Z., Bin, X., & Edwin, H. (2003). Code size reduction technique and implementation for software-pipelined DSP applications. ACM Transactions on Embedded Computing Systems, 2(4), 590\u2013613.","journal-title":"ACM Transactions on Embedded Computing Systems"},{"issue":"3","key":"461_CR12","doi-asserted-by":"crossref","first-page":"263","DOI":"10.1145\/1162690.1162692","volume":"3","author":"K Hazelwood","year":"2006","unstructured":"Hazelwood, K., & Smith, M. (2006). Managing bounded code caches in dynamic binary optimization systems. ACM Transactions on Architecture and Code Optimization, 3(3), 263\u2013294.","journal-title":"ACM Transactions on Architecture and Code Optimization"},{"key":"461_CR13","doi-asserted-by":"crossref","unstructured":"Pegatoquet, A., Gresset, E. et al. (1999). Rapid development of optimzed DSP code from a high level description through software estimation. ACM\/IEEE Design Automation Conference.","DOI":"10.1145\/309847.310077"},{"key":"461_CR14","doi-asserted-by":"crossref","unstructured":"Scott, K., Kumar, N., Velusamy, S., Childers, B., Davidson, J., & Soffa, M. L. (2003). Retargetable and reconfigurable software dynamic translation. International Symposium on Code Generation and Optimization, March 2003, pp.36\u201337.","DOI":"10.1109\/CGO.2003.1191531"},{"key":"461_CR15","doi-asserted-by":"crossref","unstructured":"Dehnert, J., Grant, B. K. et al. (2003). The Transmeta code morphing software: using speculation, recovery, and adaptive retranslation to address real-life challenges. International Symposium on Code Generation and Optimization, pp. 15\u201324.","DOI":"10.1109\/CGO.2003.1191529"},{"key":"461_CR16","unstructured":"Jung, Y. (2006). Design and optimization of a programmable instruction decoder for DSP architecture. IEEE Signal Processing Systems, Oct. 2006, pp. 354\u2013359."},{"key":"461_CR17","doi-asserted-by":"crossref","unstructured":"DeHon, A. (1996). DPGA Utilization and Application. ACM International Symposium on Field Programmable Gate Arrays, pp. 115\u2013121.","DOI":"10.1109\/FPGA.1996.242438"},{"key":"461_CR18","doi-asserted-by":"crossref","unstructured":"Abramovici, M., Bradley, P., Dwarakanath, K., Levin, P., Memmi, G., & Miller, D. (2006). Programming models and HW-SW interfaces abstraction for multi-processor SoC. IEEE Design automation conference, July 2006, pp. 7\u201312.","DOI":"10.1145\/1146909.1146916"},{"key":"461_CR19","doi-asserted-by":"crossref","unstructured":"Jung, Y. (2006). Hardware\/software co-reconfigurable multimedia architecture. IEEE Workshop on Embedded Systems for Real-time Multimedia, Oct. 2006, pp. 73\u201378.","DOI":"10.1109\/ESTMED.2006.321277"},{"key":"461_CR20","doi-asserted-by":"crossref","unstructured":"DeHon, A. & Wawrzynek, J. (1999). Reconfigurable computing: what, why, and implications for design automation. IEEE\/ACM Design Automation Conference, 1999, pp. 610\u2013615.","DOI":"10.1145\/309847.310009"},{"key":"461_CR21","unstructured":"Hartenstein, R. (2005). Handbook of nature-inspired and innovative computing. Integrating Classical Models with Emerging Technologies, Springer."},{"issue":"2","key":"461_CR22","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1109\/MDT.2005.36","volume":"22","author":"P Lysaght","year":"2005","unstructured":"Lysaght, P., & Subrahmanyam, P. (2005). Advances in configurable computing. IEEE Design and Test of Computers, 22(2), 85\u201389.","journal-title":"IEEE Design and Test of Computers"},{"key":"461_CR23","unstructured":"Moore, G. (1965). Cramming more components onto integrated circuits. Electronics, 38(8)."},{"issue":"4\u20136","key":"461_CR24","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1016\/S1383-7621(03)00073-0","volume":"49","author":"J Becker","year":"2003","unstructured":"Becker, J., & Hartenstein, R. (2003). Configware and morphware going mainstream. Journal of Systems Architecture, 49(4\u20136), 127\u2013142.","journal-title":"Journal of Systems Architecture"},{"issue":"7","key":"461_CR25","doi-asserted-by":"crossref","first-page":"876","DOI":"10.1109\/TCSVT.2006.877150","volume":"16","author":"J Vanne","year":"2006","unstructured":"Vanne, J., Aho, E., H\u00e4m\u00e4l\u00e4inen, T., & Kuusilinna, K. (2006). A high-performance sum of absolute difference implementation for motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 16(7), 876\u2013883.","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"461_CR26","unstructured":"Texas Instruments, TMS320C55x DSP Mnemonic Instruction Set Reference Guide, Oct. 2002."},{"key":"461_CR27","unstructured":"ARM, ARM\u00ae Instruction Set, Oct. 2003."},{"key":"461_CR28","unstructured":"Texas Instruments, TMS320C55x DSP Algebraic Instruction Set Reference Guide, Oct. 2002."},{"key":"461_CR29","unstructured":"Altera Corp., Stratix II Device Handbook, Feb. 2004."},{"key":"461_CR30","unstructured":"Altera Corp., Stratix III Device Family\u2013The Lowest Power High-Performance FPGAs, 2007."},{"key":"461_CR31","doi-asserted-by":"crossref","unstructured":"Jung, Y. (2007). Fault-recovery non-FPGA-based adaptable computing system design. IEEE NASA\/ESA Conference on Adaptive Hardware and Systems, pp. 709\u2013716.","DOI":"10.1109\/AHS.2007.55"},{"key":"461_CR32","doi-asserted-by":"crossref","unstructured":"Jung, Y. (2008). Non-FPGA-based field-programmable self-repairable (FPSR) microarchitecture. IEEE NASA\/ESA Conference on Adaptive Hardware and Systems, pp. 93\u2013100.","DOI":"10.1109\/AHS.2008.29"},{"key":"461_CR33","unstructured":"Shee, S. & Parameswaran, S. (2007). Design methodology for pipelined heterogeneous multiprocessor system. ACM\/IEEE Design Automation Conference, pp. 811\u2013816."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0461-1.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0461-1\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0461-1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T00:38:21Z","timestamp":1685493501000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0461-1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3,17]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,3]]}},"alternative-id":["461"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0461-1","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3,17]]}}}