{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:22:22Z","timestamp":1761578542035},"reference-count":33,"publisher":"Springer Science and Business Media LLC","issue":"3","license":[{"start":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T00:00:00Z","timestamp":1270598400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1007\/s11265-010-0467-8","type":"journal-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T00:58:40Z","timestamp":1270601920000},"page":"341-357","source":"Crossref","is-referenced-by-count":10,"title":["Word-Length Aware DSP Hardware Design Flow Based on High-Level Synthesis"],"prefix":"10.1007","volume":"62","author":[{"given":"Bertrand","family":"Le Gal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emmanuel","family":"Casseau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,4,7]]},"reference":[{"key":"467_CR1","unstructured":"Stephenson, M., Babb, J., & Amarasinghe, S. (2000). Bitwidth analysis with application to silicon compilation. In the Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, 108\u2013120."},{"issue":"1","key":"467_CR2","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1109\/92.365450","volume":"3","author":"M Srivastava","year":"1995","unstructured":"Srivastava, M., & Potkonjak, M. (1995). Optimum and heuristic transformation techniques for simultaneous optimization of latency and throughput. IEEE Transactions on VLSI Systems, 3(1), 2\u201319.","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"467_CR3","unstructured":"Casseau, E., Le Gal, B., Bomel, P., J\u00e9go, C., Huet, S., & Martin, E. (2005). C based rapid prototyping for digital signal processing. In the Proceedings of EUSIPCO, Antalya, Turquie, 4\u20138 September."},{"key":"467_CR4","doi-asserted-by":"crossref","unstructured":"Coussy, P., & Takach, A. (Ed.) (2009). Special issue on high-level synthesis. IEEE Design & Test of Computers, 26(4).","DOI":"10.1109\/MDT.2009.69"},{"key":"467_CR5","unstructured":"Elliott, J. P. (2000). Understanding behavioral synthesis. A practical guide to high-level design. Kluwer Academic Publishers."},{"key":"467_CR6","unstructured":"Gupta,S., Gupta, R., Dutt, N., Nicolau, A. (2004). SPARK: a parallelizing approach to the high-level synthesis of digital circuits. Springer Publishers, 202 pages, ISBN: 978-1-4020-7837-8."},{"key":"467_CR7","doi-asserted-by":"crossref","unstructured":"Gorjiara, B., & Gajski, D. (2008) Automatic architecture refinement techniques for customizing processing elements. Proceedings of the 45th annual conference on Design Automation, June 08\u201313, Anaheim, California.","DOI":"10.1145\/1391469.1391571"},{"key":"467_CR8","doi-asserted-by":"crossref","unstructured":"Coussy, P., & Morawiec, A. (2008). High-level synthesis from algorithm to digital circuit. Springer Publishers, ISBN: 978-1-4020-8587-1.","DOI":"10.1007\/978-1-4020-8588-8"},{"issue":"2","key":"467_CR9","doi-asserted-by":"crossref","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I Kuon","year":"2007","unstructured":"Kuon, I., & Rose, J. (2007). Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems., 26(2), 203\u2013215.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems."},{"key":"467_CR10","unstructured":"Cong, J., & Xu, J. (2008) Simultaneous FU and register binding based on network flow method. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '08), pp. 1057-1062, Munich, Germany, March 10\u201314."},{"key":"467_CR11","doi-asserted-by":"crossref","unstructured":"Nayak, A., Haldar, M., Choudhary, A., & Banerjee, P. (2001). Precision and error analysis of Matlab applications during automated hardware synthesis for FPGAs. In the Proceedings of the DATE Conference, pp. 722\u2013728.","DOI":"10.1109\/DATE.2001.915108"},{"key":"467_CR12","doi-asserted-by":"crossref","unstructured":"Tallam, S., & Gupta, R. (2003). Bitwidth aware global register allocation. In 30th ACM SIGPLAN-SIGACT symposium on Principles of programming languages. pp. 85\u20132.","DOI":"10.1145\/604131.604139"},{"key":"467_CR13","doi-asserted-by":"crossref","first-page":"1990","DOI":"10.1109\/TCAD.2006.873887","volume":"25","author":"D-U Lee","year":"2006","unstructured":"Lee, D.-U., Gaffar, A. A., Cheung, R. C., Mencer, O., Luk, W., & Constantinides, G. A. (2006). Accuracy guaranteed bit-width optimization. IEEE Transactions on Computer Aided Design, 25, 1990\u20132000.","journal-title":"IEEE Transactions on Computer Aided Design"},{"key":"467_CR14","doi-asserted-by":"crossref","unstructured":"Carreras, C., L\u00f3pez, J. A., & Nieto-Taladriz, O. (1999). Bit-width selection for data-path implementations. In Proceedings of the 12th international Symposium on System Synthesis (ISS). IEEE Computer Society, Washington, DC, p. 114\u2013119, 1999.","DOI":"10.1109\/ISSS.1999.814269"},{"key":"467_CR15","doi-asserted-by":"crossref","unstructured":"\u017dilinskas, J., & Lockhart Bogle, I. D. (2007). A survey of methods for the estimation ranges of functions using interval arithmetic. Models and algorithms for global optimization, vol. 4 (pp. 97\u2013108). ISBN 978-0-387-36720-0. Springer US.","DOI":"10.1007\/978-0-387-36721-7_6"},{"issue":"8","key":"467_CR16","doi-asserted-by":"crossref","first-page":"935","DOI":"10.1109\/76.736720","volume":"8","author":"S Kim","year":"1998","unstructured":"Kim, S., & Sung, W. (1998). Fixed-point error analysis and word length optimization of 8x8 idct architectures. Transactions on Circuits and Systems for Video Technology, 8(8), 935\u2013940.","journal-title":"Transactions on Circuits and Systems for Video Technology"},{"key":"467_CR17","doi-asserted-by":"crossref","first-page":"567","DOI":"10.1109\/TC.2007.1013","volume":"56","author":"D-U Lee","year":"2007","unstructured":"Lee, D.-U., & Villasenor, J. (2007). A bit-width optimization methodology for polynomial-based function evaluation. IEEE Transactions on Computers, 56, 567\u2013571.","journal-title":"IEEE Transactions on Computers"},{"key":"467_CR18","doi-asserted-by":"crossref","unstructured":"Bouganis, C.-S., Constantinides, G. A. (2008). Synthesis of DSP algorithms from infinite precision specifications. In P. Coussy & A. Morawiec (Eds.), High-level synthesis, from algorithm to digital circuit. Springer Publishers, August 2008.","DOI":"10.1007\/978-1-4020-8588-8_11"},{"key":"467_CR19","doi-asserted-by":"crossref","unstructured":"Menard, D., Serizel, R., Rocher, R., & Sentieys, O. (2008). Accuracy constraint determination in fixed-point system design. EURASIP Journal on Embedded Systems, 2008, Article ID 242584.","DOI":"10.1155\/2008\/242584"},{"key":"467_CR20","doi-asserted-by":"crossref","unstructured":"Sllame, A., & Drabek, V. (2002). An efficient list-based scheduling algorithm for high-level synthesis. In Proceedings of the Euromicro Symposium on Digital Systems Design, DSD.","DOI":"10.1109\/DSD.2002.1115384"},{"key":"467_CR21","doi-asserted-by":"crossref","unstructured":"Yi, Y., Milward, M., Khawam, S., Nousias, I., Arslan, T. (2005). Automatic synthesis and scheduling of multirate DSP algorithms. Asia South Pacific Design Automation Conference, ASP-DAC '05, pp. 635\u2013638.","DOI":"10.1145\/1120725.1120981"},{"key":"467_CR22","doi-asserted-by":"crossref","unstructured":"Lim, P., & Kim, T. (2006). Thermal-aware high-level synthesis based on network flow method. In Proceedings of CODES\u2009+\u2009ISSS '06 (pp. 124\u2013129). New York, NY.","DOI":"10.1145\/1176254.1176285"},{"key":"467_CR23","unstructured":"Kim, T., Liu, X. (2007). Compatibility path based binding algorithm for interconnect reduction in high level synthesis. In Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201907), (pp. 435\u2013441), San Jose, California, November 05 \u2013 08."},{"key":"467_CR24","unstructured":"Le Gal, B., Casseau, E., & Huet, S. (2008). Dynamic memory access management for high-performance DSP applications using high-level synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16(11), 454\u20131464."},{"key":"467_CR25","unstructured":"Cong, J., Fan, Y., Han, G., Lin, Y., Xu, J., Zhang, Z., et al. (2005). Bitwidth-aware scheduling and binding in high-level synthesis. In the Proceedings of the ASP-DAC, Asia and South Pacific Design Automation Conference, 856\u2013861."},{"key":"467_CR26","doi-asserted-by":"crossref","unstructured":"Cong, J., Fan, Y., Han, G., Yang, X., & Zhang, Z. (2004). Architecture and synthesis for on-chip multicycle communication. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.","DOI":"10.1109\/TCAD.2004.825872"},{"key":"467_CR27","doi-asserted-by":"crossref","first-page":"1508","DOI":"10.1049\/el:20001044","volume":"Issue 17","author":"GA Constantinides","year":"2000","unstructured":"Constantinides, G. A., Cheung, P. Y. K., & Luk, W. (2000). Optimal datapath allocation for multiple-wordlength systems. Electronics Letters, Issue 17, 1508\u20131509.","journal-title":"Electronics Letters"},{"key":"467_CR28","doi-asserted-by":"crossref","unstructured":"Constantinides, G., Cheung, P., & Luk, W. (2001). Heuristic datapath allocation for multiple wordlength systems. In the Proceedings of the Design, Automation and Test in Europe (DATE\u201901) Conference, 791\u2013796.","DOI":"10.1109\/DATE.2001.915122"},{"key":"467_CR29","doi-asserted-by":"crossref","unstructured":"Kum, K., & Sung, W. (1998). Word-length optimization for high-level synthesis of digital signal processing systems. In the Proceedings of the IEEE Workshop on Signal Processing Systems, 569\u2013578.","DOI":"10.1109\/SIPS.1998.715819"},{"issue":"8","key":"467_CR30","doi-asserted-by":"crossref","first-page":"921","DOI":"10.1109\/43.936374","volume":"20","author":"K Kum","year":"2001","unstructured":"Kum, K., & Sung, W. (2001). Combined word-length optimization and high-level synthesis of digital signal processing systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(8), 921\u2013930.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"467_CR31","doi-asserted-by":"crossref","unstructured":"Le Gal, B., Andriamisaina, C., & Casseau, E. (2006) Bit-width aware high-level synthesis for digital signal processing systems. Proceeding of IEEE System-On-Chip Conference, Austin Texas, September 24\u201327.","DOI":"10.1109\/SOCC.2006.283875"},{"key":"467_CR32","doi-asserted-by":"crossref","unstructured":"Coussy, P., Lhairech-Lebreton, G., & Heller, D. (2008). Multiple word-length high-level synthesis. EURASIP Journal on Embedded Systems 2008, 11. Article ID 916867.","DOI":"10.1155\/2008\/916867"},{"key":"467_CR33","doi-asserted-by":"crossref","unstructured":"Huang, C-Y., Chen, Y., Lin, Y., Hsu, Y. (1990). Data path allocation based on bipartite weighted matching. In Proceedings ACM\/IEEE Design Automation Conference (DAC), 499\u2013504.","DOI":"10.1145\/123186.123350"}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0467-8.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0467-8\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0467-8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,3]],"date-time":"2020-06-03T14:36:08Z","timestamp":1591194968000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0467-8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4,7]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2011,3]]}},"alternative-id":["467"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0467-8","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4,7]]}}}