{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:47:14Z","timestamp":1761662834761},"reference-count":50,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2010,4,9]],"date-time":"2010-04-09T00:00:00Z","timestamp":1270771200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["J Sign Process Syst"],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1007\/s11265-010-0477-6","type":"journal-article","created":{"date-parts":[[2010,4,8]],"date-time":"2010-04-08T11:17:07Z","timestamp":1270725427000},"page":"1-16","source":"Crossref","is-referenced-by-count":26,"title":["A Flexible LDPC\/Turbo Decoder Architecture"],"prefix":"10.1007","volume":"64","author":[{"given":"Yang","family":"Sun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joseph R.","family":"Cavallaro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2010,4,9]]},"reference":[{"key":"477_CR1","first-page":"337","volume":"1","author":"A Abbasfar","year":"2003","unstructured":"Abbasfar, A., & Yao, K. (2003). An efficient and practical architecture for high speed turbo decoders. IEEE Vehicular Technology Conference, 1, 337\u2013341.","journal-title":"IEEE Vehicular Technology Conference"},{"key":"477_CR2","doi-asserted-by":"crossref","unstructured":"Alles, M., Vogt, T., & Wehn, N. (2008). FlexiChaP: A reconfigurable ASIP for convolutional, turbo, and LDPC code decoding. In 2008 5th International symposium on turbo codes and related topics (pp. 84\u201389).","DOI":"10.1109\/TURBOCODING.2008.4658677"},{"key":"477_CR3","doi-asserted-by":"crossref","first-page":"284","DOI":"10.1109\/TIT.1974.1055186","volume":"20","author":"L Bahl","year":"1974","unstructured":"Bahl, L., Cocke, J., Jelinek, F., & Raviv, J. (1974). Optimal decoding of linear codes for minimizing symbol error rate. IEEE Transactions on Information Theory IT-20, 284\u2013287.","journal-title":"IEEE Transactions on Information Theory IT-"},{"key":"477_CR4","doi-asserted-by":"crossref","unstructured":"Berrou, C., Glavieux, A., & Thitimajshima, P. (1993). Near Shannon limit error-correcting coding and decoding: Turbo-codes. In IEEE Int. conf. commun. (pp. 1064\u20131070).","DOI":"10.1109\/ICC.1993.397441"},{"key":"477_CR5","doi-asserted-by":"crossref","unstructured":"Bickerstaff, M., Davis, L., Thomas, C., Garrett, D., & Nicol, C. (2003). A 24Mb\/s radix-4 logMAP turbo decoder for 3GPP-HSDPA mobile wireless. In IEEE Int. solid-state circuit conf. (ISSCC).","DOI":"10.1109\/ISSCC.2003.1234244"},{"key":"477_CR6","doi-asserted-by":"crossref","first-page":"404","DOI":"10.1109\/4.987093","volume":"37","author":"AJ Blanksby","year":"2002","unstructured":"Blanksby, A. J., & Howland, C. J. (2002). A 690-mW 1-Gb\/s 1024-b, rate-1\/2 low-density parity-check code decoder. IEEE Journal of Solid-State Circuits, 37, 404\u2013412.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"477_CR7","unstructured":"Bougard, B., Giulietti, A., Derudder, V., Weijers, J.\u00a0W., Dupont, S., Hollevoet, L., Catthoor, F., et al. (2003). A scalable 8.7-nJ\/bit 75.6-Mb\/s parallel concatenated convolutional (turbo-) codec. In IEEE International solid-state circuit conference (ISSCC)."},{"key":"477_CR8","doi-asserted-by":"crossref","unstructured":"Bougard, B., Giulietti, A., Van\u00a0der Perre, L., & Catthoor, F. (2002). A class of power efficient VLSI architectures for high speed turbo-decoding. In IEEE conf. global telecommunications (Vol.\u00a01, pp. 549\u2013553).","DOI":"10.1109\/GLOCOM.2002.1188139"},{"key":"477_CR9","unstructured":"Brack, T., Alles, M., Kienle, F., & Wehn, N. (2006). A synthesizable IP core for WIMAX 802.16e LDPC code decoding. In IEEE 17th Int. symp. personal, indoor and mobile radio communications (pp. 1\u20135)."},{"key":"477_CR10","first-page":"331","volume-title":"Design, automation, and test in Europe","author":"T Brack","year":"2007","unstructured":"Brack, T., Alles, M., Lehnigk-Emden, T., Kienle, F., Wehn, N., L\u2019Insalata, N., et al. (2007). Low complexity LDPC code decoders for next generation standards. In Design, automation, and test in Europe (pp. 331\u2013336). New York: ACM"},{"key":"477_CR11","doi-asserted-by":"crossref","first-page":"1288","DOI":"10.1109\/TCOMM.2005.852852","volume":"53","author":"J Chen","year":"2005","unstructured":"Chen, J., Dholakia, A., Eleftheriou, E., Fossorier, M., & Hu, X. (2005). Reduced-complexity decoding of LDPC codes. IEEE Transactions on Communications, 53, 1288\u20131299.","journal-title":"IEEE Transactions on Communications"},{"key":"477_CR12","doi-asserted-by":"crossref","unstructured":"Dai, Y., Yan, Z., & Chen, N. (2006). High-throughput turbo-sum-product decoding of QC LDPC codes. In 40th Annual conf. on info. sciences and syst. (Vol.\u00a011, pp. 839\u2013 8446).","DOI":"10.1109\/CISS.2006.286584"},{"key":"477_CR13","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","volume-title":"Low-density parity-check codes","author":"R Gallager","year":"1963","unstructured":"Gallager, R. (1963). Low-density parity-check codes. Cambridge: MIT."},{"key":"477_CR14","doi-asserted-by":"crossref","unstructured":"Gunnam, K.\u00a0K., Choi, G.\u00a0S., Yeary, M.\u00a0B., & Atiquzzaman, M. (2007). VLSI architectures for layered decoding for irregular LDPC codes of WiMax. In IEEE International Conference on Communications (ICC) (pp. 4542\u20134547).","DOI":"10.1109\/ICC.2007.750"},{"issue":"2","key":"477_CR15","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/18.485714","volume":"42","author":"J Hagenauer","year":"1996","unstructured":"Hagenauer, J., Offer, E., & Papke, L. (1996). Iterative decoding of binary block and convolutional codes. IEEE Transactions on Information Theory, 42(2), 429\u2013445.","journal-title":"IEEE Transactions on Information Theory"},{"key":"477_CR16","doi-asserted-by":"crossref","first-page":"429","DOI":"10.1109\/18.485714","volume":"42","author":"J Hagenauer","year":"1996","unstructured":"Hagenauer, J., Offer, E., & Papke, L. (1996). Iterative decoding of binary block and convolutional codes. IEEE Transactions on Information Theory, 42, 429\u2013445.","journal-title":"IEEE Transactions on Information Theory"},{"issue":"10","key":"477_CR17","doi-asserted-by":"crossref","first-page":"1147","DOI":"10.1109\/TVLSI.2006.884172","volume":"14","author":"Z He","year":"2006","unstructured":"He, Z., Fortier, P., & Roy, S. (2006). Highly-parallel decoding architectures for convolutional turbo codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 14(10), 1147\u20131151.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"477_CR18","doi-asserted-by":"crossref","unstructured":"Hocevar, D. (2004). A reduced complexity decoder architecture via layered decoding of LDPC codes. In IEEE workshop on signal processing systems (SIPS) (pp. 107\u2013112).","DOI":"10.1109\/SIPS.2004.1363033"},{"key":"477_CR19","unstructured":"Dielissen, J., & Huisken, J. (2000). State vector reduction for initialization of sliding windows MAP. In 2nd International symposium on turbo codes and related topics."},{"key":"477_CR20","doi-asserted-by":"crossref","first-page":"921","DOI":"10.1109\/TVLSI.2005.853604","volume":"13","author":"SJ Lee","year":"2005","unstructured":"Lee, S.\u00a0J., Shanbhag, N., & Singer, A. (2005). Area-efficient high-throughput MAP decoder architectures. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 13, 921\u2013933.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"477_CR21","doi-asserted-by":"crossref","unstructured":"Lin, Y., Mahlke, S., Mudge, T., & Chakrabarti, C. (2006). Design and implementation of turbo decoders for software defined radio. In IEEE SIPS (pp. 22\u201327).","DOI":"10.1109\/SIPS.2006.352549"},{"key":"477_CR22","unstructured":"Lu, J., & Moura, J. (2003). Turbo like decoding of LDPC codes. In IEEE Int. conf. on magnetics (pp. DT-11)."},{"key":"477_CR23","unstructured":"MacKay, D.\u00a0J.\u00a0C. (1998). Turbo codes are low density parity check codes. Available online, http:\/\/www.inference.phy.cam.ac.uk\/mackay\/turbo-ldpc.pdf ."},{"key":"477_CR24","doi-asserted-by":"crossref","first-page":"976","DOI":"10.1109\/TVLSI.2003.817545","volume":"11","author":"MM Mansour","year":"2003","unstructured":"Mansour, M.\u00a0M., & Shanbhag, N.\u00a0R. (2003). High-throughput LDPC decoders. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11, 976\u2013996.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"477_CR25","doi-asserted-by":"crossref","first-page":"369","DOI":"10.1109\/92.784098","volume":"7","author":"G Masera","year":"1999","unstructured":"Masera, G., Piccinini, G., Roch, M., & Zamboni, M. (1999). VLSI architecture for turbo codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 7, 369\u20133797.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"477_CR26","doi-asserted-by":"crossref","unstructured":"Masera, G., Quaglio, F., & Vacca, F. (2005). Finite precision implementation of LDPC decoders. In IEEE proc. commun. (Vol. 152, pp. 1098\u20131102).","DOI":"10.1049\/ip-com:20050205"},{"key":"477_CR27","doi-asserted-by":"crossref","unstructured":"Mohsenin, T., Truong, D., & Baas, B. (2009). Multi-split-row threshold decoding implementations for LDPC codes. In IEEE International symposium on circuits and systems (ISCAS\u201909) (pp. 2449\u20132452).","DOI":"10.1109\/ISCAS.2009.5118296"},{"key":"477_CR28","doi-asserted-by":"crossref","unstructured":"Niktash, A., Parizi, H., Kamalizad, A., & Bagherzadeh, N. (2008). RECFEC: A reconfigurable FEC processor for Viterbi, turbo, Reed-Solomon and LDPC coding. In IEEE Wireless communications and networking conference (WCNC) (pp. 605\u2013610).","DOI":"10.1109\/WCNC.2008.112"},{"key":"477_CR29","doi-asserted-by":"crossref","unstructured":"Oh, D., & Parhi, K. (2006). Low complexity implementations of sum-product algorithm for decoding low-density parity-check codes. In IEEE Workshop on signal processing systems (SIPS) (pp. 262\u2013267).","DOI":"10.1109\/SIPS.2006.352592"},{"key":"477_CR30","doi-asserted-by":"crossref","unstructured":"Prescher, G., Gemmeke, T., & Noll, T. (2005). A parametrizable low-power high-throughput turbo-decoder. In IEEE Int. conf. acoustics, speech, and signal processing (Vol.\u00a05, pp. 25\u201328).","DOI":"10.1109\/ICASSP.2005.1416231"},{"key":"477_CR31","doi-asserted-by":"crossref","unstructured":"Robertson, P., Villebrun, E., & Hoeher, P. (1995). A comparison of optimal and sub-optimal MAP decoding algorithm operating in the log domain. In IEEE Int. conf. commun. (ICC) (pp. 1009\u20131013).","DOI":"10.1109\/ICC.1995.524253"},{"key":"477_CR32","unstructured":"Rovini, M., Gentile, G., Rossi, F., & Fanucci, L. (2007). A scalable decoder architecture for IEEE 802.11n LDPC codes. In IEEE global telecommunications conference (pp. 3270\u20133274)."},{"key":"477_CR33","first-page":"636","volume":"2008","author":"P Salmela","year":"2008","unstructured":"Salmela, P., Sorokin, H., & Takala, J. (2008). A programmable Max-Log-MAP turbo decoder implementation. Hindawi VLSI Design, 2008, 636\u2013640.","journal-title":"Hindawi VLSI Design"},{"key":"477_CR34","doi-asserted-by":"crossref","unstructured":"Scarpellino, M., Singh, A., Boutillon, E., & Masera, G. (2008). Reconfigurable architecture for LDPC and turbo decoding: A NoC case study. In IEEE 10th International symposium on spread spectrum techniques and applications (pp. 671\u2013676).","DOI":"10.1109\/ISSSTA.2008.131"},{"key":"477_CR35","doi-asserted-by":"crossref","first-page":"672","DOI":"10.1109\/JSSC.2008.916606","volume":"43","author":"XY Shih","year":"2008","unstructured":"Shih, X.\u00a0Y., Zhan, C.\u00a0Z., Lin, C.\u00a0H., & Wu, A.\u00a0Y. (2008). An 8.29\u00a0mm2 52\u00a0mW multi-mode LDPC decoder design for mobile WiMAX system in 0.13 m CMOS process. IEEE Journal of Solid-State Circuits, 43, 672\u2013683.","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"477_CR36","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/TIT.2004.839478","volume":"51","author":"J Sun","year":"2005","unstructured":"Sun, J., & Takeshita, O. (2005). Interleavers for turbo codes using permutation polynomials over integer rings. IEEE Transactions on Information Theory, 51, 101\u2013119.","journal-title":"IEEE Transactions on Information Theory"},{"key":"477_CR37","unstructured":"Sun, Y., & Cavallaro, J.\u00a0R. (2008). A low-power 1-Gbps reconfigurable LDPC decoder design for multiple 4G wireless standards. In IEEE International SOC conference (pp. 367\u2013370)."},{"key":"477_CR38","unstructured":"Sun, Y., & Cavallaro, J.\u00a0R. (2008). Unified decoder architecture For LDPC\/Turbo codes. In IEEE Workshop on Signal Processing Systems (SIPS) (pp. 13\u201318)."},{"key":"477_CR39","doi-asserted-by":"crossref","unstructured":"Sun, Y., Karkooti, M., & Cavallaro, J.\u00a0R. (2006). High throughput, parallel, scalable LDPC encoder\/decoder architecture for OFDM systems. In IEEE workshop on design, applications, integration and software (pp. 39\u201342).","DOI":"10.1109\/DCAS.2006.321028"},{"key":"477_CR40","doi-asserted-by":"crossref","unstructured":"Sun, Y., Karkooti, M., & Cavallaro, J.\u00a0R. (2007). VLSI decoder architecture for high throughput, variable block-size and multi-rate LDPC codes. In IEEE International symposium on circuits and systems (ISCAS) (pp. 2104\u20132107).","DOI":"10.1109\/ISCAS.2007.378514"},{"key":"477_CR41","unstructured":"Sun, Y., Zhu, Y., Goel, M., & Cavallaro, J.\u00a0R. (2008). Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards. In IEEE International conference on application-specific systems, architectures and processors (ASAP) (pp. 209\u2013214)."},{"key":"477_CR42","doi-asserted-by":"crossref","first-page":"63","DOI":"10.1023\/B:VLSI.0000047272.75049.0e","volume":"39","author":"MJ Thul","year":"2005","unstructured":"Thul, M.\u00a0J., Gilbert, F., Vogt, T., Kreiselmaier, G., & Wehn, N. (2005). A scalable system architecture for high-throughput turbo-decoders. Journal of VLSI Signal Processing, 39, 63\u201377.","journal-title":"Journal of VLSI Signal Processing"},{"key":"477_CR43","doi-asserted-by":"crossref","first-page":"260","DOI":"10.1109\/49.661114","volume":"16","author":"A Viterbi","year":"1998","unstructured":"Viterbi, A. (1998). An intuitive justification and a simplified implementation of the MAP decoder for convolutional codes. IEEE Journal on Selected Areas in Communications, 16, 260\u2013264.","journal-title":"IEEE Journal on Selected Areas in Communications"},{"key":"477_CR44","doi-asserted-by":"crossref","first-page":"902","DOI":"10.1109\/TVLSI.2002.808451","volume":"10","author":"Z Wang","year":"2002","unstructured":"Wang, Z., Chi, Z., & Parhi, K. (2002). Area-efficient high-speed decoding schemes for turbo decoders. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 10, 902\u2013912.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"477_CR45","doi-asserted-by":"crossref","first-page":"104","DOI":"10.1109\/TVLSI.2007.891098","volume":"15","author":"Z Wang","year":"2007","unstructured":"Wang, Z., & Cui, Z. (2007). Low-complexity high-speed decoder design for quasi-cyclic LDPC codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 15, 104\u2013114.","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"477_CR46","unstructured":"Zhang, J., & Fossorier, M. (2002). Shuffled belief propagation decoding. In Asilomar Conference on signals, systems and computers (Vol.\u00a01, pp. 8\u201315)."},{"issue":"6","key":"477_CR47","doi-asserted-by":"crossref","first-page":"985","DOI":"10.1109\/JSAC.2009.090816","volume":"27","author":"K Zhang","year":"2009","unstructured":"Zhang, K., Huang, X., & Wang, Z. (2009). High-throughput layered decoder implementation for quasi-cyclic LDPC codes. IEEE Journal on Selected Areas in Communications, 27(6), 985\u2013994.","journal-title":"IEEE Journal on Selected Areas in Communications"},{"key":"477_CR48","doi-asserted-by":"crossref","unstructured":"Zhang, T., Wang, Z., & Parhi, K. (2001). On finite precision implementation of low density parity check codes decoder. In IEEE Int. symposium on circuits and systems (ISCAS) (Vol.\u00a04, pp. 202\u2013205).","DOI":"10.1109\/ISCAS.2001.922207"},{"issue":"4","key":"477_CR49","doi-asserted-by":"crossref","first-page":"766","DOI":"10.1109\/TCSI.2005.844113","volume":"52","author":"H Zhong","year":"2005","unstructured":"Zhong, H., & Zhang, T. (2005). Block-LDPC: A practical LDPC coding system design approach. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 52(4), 766\u2013775 (see also IEEE Transactions on Circuits and Systems I: Regular Papers).","journal-title":"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications"},{"key":"477_CR50","unstructured":"Zhu, Y., & Chakrabarti, C. (2009). Architecture-aware LDPC code design for multiprocessor software defined radio systems. In IEEE transactions on signal processing (Vol.\u00a057, pp. 3679\u20133692)."}],"container-title":["Journal of Signal Processing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0477-6.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/article\/10.1007\/s11265-010-0477-6\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/s11265-010-0477-6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T12:19:33Z","timestamp":1559391573000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/s11265-010-0477-6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,4,9]]},"references-count":50,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2011,7]]}},"alternative-id":["477"],"URL":"https:\/\/doi.org\/10.1007\/s11265-010-0477-6","relation":{},"ISSN":["1939-8018","1939-8115"],"issn-type":[{"value":"1939-8018","type":"print"},{"value":"1939-8115","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,4,9]]}}}